Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8803CDT/V Datasheet(PDF) 19 Page - Wolfson Microelectronics plc

No. de pieza WM8803CDT/V
Descripción Electrónicos  DIGITAL AUDIO INTERFACE RECEIVER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8803CDT/V Datasheet(HTML) 19 Page - Wolfson Microelectronics plc

Back Button WM8803CDT/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 23Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 45 page
background image
Product Preview
WM8803
w
PP Rev 1.1 September 2003
19
OUTPUT DATA FORMATS: SPECIAL MODE (SDATO)
The output format of the audio data is set up after recovery In Special Mode the SDATO audio data
range does not necessarily have to match the input data format.
The output format is set with the OFSEL[2:0] bit. The BCLK, LRCLK, and SDATO synchronize to the
rising edge of CLKOUT. SDATO is synchronizes to the falling edge of BCLK and is clocked on the
rising edge.
After an error is detected and ERROR goes output low, the output data is synchronized with the
LRCLK edge immediately following the error signal.
Bi-phase data output synchronizes to LRCLK and the fs clock of the 128fs clock. However, when the
PLL is unlocked the BCLK changes to the 64fs clock, Figure 8.
The NRZ 28bits data output contains 4 bits validity (V), user data (U), channel status (C), preamble
B (indicated by Z) and 24bit LSB left justified base audio data. When preamble B is confirmed Z-bit
outputs high in that frame, Figures 9 and 10.
A ERROR low signal is output for a signal outside the effective bit length of the NRZ data output.
SDATAO
LRCLK
BCLK
L-ch
R-ch
C
P
LSB
LSB
MSB
U
VP
C
MSB
U
VP
C
Figure 11 Data Output Timing – Biphase Data Output
SDATAO
LRCLK
BCLK
LSB
-24 bit-
LSB
-24 bit-
28 bits
28 bits
Notice: ‘Z’ means Preamble ‘B’
L-ch
R-ch
MSB
U
VZ
C
MSB
U
VZ
C
Figure 12 Data Output Timing – NRZ Data I
2S Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com