AD9380SLASHPCB datasheet(8/60 Pages) AD

8 / 60 page

AD9380

Rev. 0 | Page 8 of 60

Pin Type

Pin No.

Mnemonic

Function

Value

OUTPUTS

92 to 99

RED [7:0]

Outputs of Red Converter, Bit 7 is MSB

VDD

2 to 9

GREEN [7:0]

Outputs of Green Converter, Bit 7 is MSB

VDD

12 to 19

BLUE [7:0]

Outputs of Blue Converter, Bit 7 is MSB

VDD

DATACK

Data Output Clock

VDD

HSOUT

HSYNC Output Clock (Phase-Aligned with DATACK)

VDD

VSOUT

VSYNC Output Clock (Phase-Aligned with DATACK)

VDD

SOGOUT

SOG Slicer Output

VDD

O/E FIELD

Odd/Even Field Output

VDD

REFERENCES

FILT

Connection for External Filter Components For PLL

POWER SUPPLY

80, 76, 72,

67, 45, 33

Analog Power Supply and DVI Terminators

3.3 V

100, 90, 10

VDD

Output Power Supply

1.8 V to 3.3 V

59, 56, 54

PVDD

PLL Power Supply

1.8 V

48, 32, 30

DVDD

Digital Logic Power Supply

1.8 V

GND

Ground

0 V

CONTROL

SCL

Serial Port Data Clock

3.3 V CMOS

SDA

Serial Port Data I/O

3.3 V CMOS

HDCP

DDCSCL

HDCP Slave Serial Port Data Clock

3.3 V CMOS

DDCSDA

HDCP Slave Serial Port Data I/O

3.3 V CMOS

PU2

Should be tied to 3.3 V through a 10 kΩ resistor

3.3 V CMOS

PU1

Should be tied to 3.3 V through a 10 kΩ resistor

3.3 V CMOS

AUDIO DATA OUTPUTS

S/PDIF

S/PDIF Digital Audio Output

VDD

I2S0

I2S Audio (Channel 1, Channel 2)

VDD

I2S1

I2S Audio (Channel 3, Channel 4)

VDD

I2S2

I2S Audio (Channel 5, Channel 6)

VDD

I2S3

I2S Audio (Channel 7, Channel 8)

VDD

MCLKIN

External Reference Audio Clock In

VDD

MCLKOUT

Audio Master Clock Output

VDD

SCLK

Audio Serial Clock Output

VDD

LRCLK

Data Output Clock for Left And Right Audio Channels

VDD

DIGITAL VIDEO DATA

TMDS

Rx0−

Digital Input Channel 0 Complement

TMDS

Rx0+

Digital Input Channel 0 True

Rx1−

Digital Input Channel 1 Complement

TMDS

Rx1+

Digital Input Channel 1 True

Rx2−

Digital Input Channel 2 Complement

Rx2+

Digital Input Channel 2 True

TMDS

DIGITAL VIDEO CLOCK

INPUTS

RxC+

Digital Data Clock True

TMDS

RxC−

Digital Data Clock Complement

TMDS

DATA ENABLE

Data Enable

3.3 V CMOS

RTERM

Sets Internal Termination Resistance

500 Ω

AD9380/PCB Datasheet(PDF) 8 Page - Analog Devices

AD9380/PCB Datasheet(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Descarga

Enlace URL