PSD835G2 datasheet(70/110 Pages) STMICROELECTRONICS

70 / 110 page

PSD835G2

PSD8XX Family

The

PSD835G2

Functional

Blocks

(cont.)

9.5.3 Reset and Power On Requirement

9.5.3.1 Power On Reset

Upon power up the PSD835G2 requires a reset pulse of tNLNH-PO (minimum 1 ms) after

VCC is steady. During this time period the device loads internal configurations, clears

some of the registers and sets the Flash into operating mode. After the rising edge of

reset, the PSD835G2 remains in the reset state for an additional tOPR (maximum 120 ns)

nanoseconds before the first memory access is allowed.

The PSD835G2 Flash memory is reset to the read array mode upon power up. The FSi

and CSBOOTi select signals along with the write strobe signal must be in the false

state during power-up reset for maximum security of the data contents and to remove

the possibility of data being written on the first edge of a write strobe signal. Any Flash

memory write cycle initiation is prevented automatically when VCC is below VLKO.

9.5.3.2 Warm Reset

Once the device is up and running, the device can be reset with a much shorter pulse of

tNLNH (minimum 150 ns). The same tOPR time is needed before the device is operational

after warm reset. Figure 31 shows the timing of the power on and warm reset.

OPERATING LEVEL

POWER ON RESET

VCC

RESET

t NLNH–PO

t OPR

t NLNH-A

t NLNH

t OPR

WARM

RESET

Figure 31. Power On and Warm Reset Timing

9.5.3.3

I/O Pin, Register and PLD Status at Reset

Table 29 shows the I/O pin, register and PLD status during power on reset, warm reset

and power down mode. PLD outputs are always valid during warm reset, and they are

valid in power on reset once the internal PSD configuration bits are loaded. This loading of

PSD is completed typically long before the VCC ramps up to operating level. Once the PLD

is active, the state of the outputs are determined by the equations specified in PSDsoft.

PSD835G2 Datasheet(PDF) 70 Page - STMicroelectronics

PSD835G2 Datasheet(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL