 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
PSD835G2 Datasheet(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD835G2 Datasheet(HTML) 43 Page - STMicroelectronics |
|
|
43 / 110 page  PSD8XX Family PSD835G2 42 MASTER MCU MCU - RD MCU - RD MCU - WR SLAVE – WR SLAVE – CS MCU - WR D [ 7:0] D [ 7:0] CPLD DQ QD PORT A DATA OUT REGISTER PORT A INPUT MICRO ⇔ CELL PORT A SLAVE – READ SLAVE MCU RD WR PSD835G2 Figure 15. Handshaking Communication Using Input Micro⇔Cells The PSD835G2 Functional Blocks (cont.) 9.2.2.7 External Chip Select The CPLD also provides eight chip select outputs that can be used to select external devices. The chip selects can be routed to either Port C or Port F, depending on the pin declaration in the PSDsoft. Each chip select (ECS0-7) consists of one product term that can be configured active high or low. The output enable of the pin is controlled by either the output enable product term or the Direction Register. (See Figure 16). CPLD AND ARRAY ECS PT PORT C OR PORT F ECS TO PORT C OR F ENABLE (.OE) PT POLARITY BIT DIRECTION REGISTER PORT PIN Figure 16. External Chip Select |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
