MPC8377ECVRALDA datasheet(107/124 Pages) FREESCALE

No. de pieza	MPC8377ECVRALDA

Descripción Electrónicos	PowerQUICC??II Pro Processor Hardware Specifications

PDF	124 Pages

Scroll/Zoom	100%

Fabricante Electrónico	FREESCALE [Freescale Semiconductor, Inc]

Página de inicio	http://www.freescale.com

Logo

107 / 124 page

MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

107

Clocking

As described in Section 23, “Clocking,” The LBIUCM, DDRCM, and SPMF parameters in the reset

configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the

primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 76

and Table 77 show the expected frequency values for the CSB frequency for select csb_clk to

CLKIN/PCI_SYNC_IN ratios.

The RCWL[SVCOD] denotes the system PLL VCO internal frequency as shown in Table 75.

Table 74. System PLL Multiplication Factors

RCWL[SPMF]

System PLL Multiplication Factor

0000

Reserved

0001

Reserved

0010

× 2

0011

× 3

0100

× 4

0101

× 5

0110

× 6

0111–1111

× 7 to × 15

Table 75. System PLL VCO Divider

RCWL[SVCOD]

VCO Division Factor

Table 76. CSB Frequency Options for Host Mode

CFG_CLKIN_DIV

at Reset 1

SPMF

csb_clk :

Input Clock

Ratio 2

Input Clock Frequency (MHz) 2

33.33

66.67

csb_clk

Frequency (MHz)

—

High

0010

2 : 1

133

High

0011

3 : 1

100

—

High

0100

4 : 1

100

133

—

High

0101

5 : 1

125

167

—

MPC8377ECVRALDA Datasheet(PDF) 107 Page - Freescale Semiconductor, Inc

MPC8377ECVRALDA Datasheet(HTML) 107 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL