A25GFO080QL datasheet(14/58 Pages) AMICC

14 / 58 page

A25LQ080 Series

(April, 2016, Version 1.0)

AMIC Technology Corp.

Write Enable (WREN)

The Write Enable (WREN) instruction (Figure 3.) sets the

Write Enable Latch (WEL) bit.

The Write Enable Latch (WEL) bit must be set prior to every

Page Program (PP), Dual Input Fast Program (DIFP), Quad

Input Fast Program (QIFP), Program OTP (POTP), Sector

Erase (SE), Block Erase (BE), and Chip Erase (CE) and Write

Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving

Chip Select (

S ) Low, sending the instruction code, and then

driving Chip Select (

S ) High.

Figure 3. Write Enable (WREN) Instruction Sequence

High Impedance

Instruction (06h)

0 1 23 45 6 7

Write Disable (WRDI)

The Write Disable (WRDI) instruction (Figure 4.) resets the

Write Enable Latch (WEL) bit.

The Write Disable (WRDI) instruction is entered by driving Chip

Select ( S ) Low, sending the instruction code, and then driving

Chip The Write Enable Latch (WEL) bit is reset under the

following conditions:

﹣ Power-up

﹣

Write Disable (WRDI) instruction completion

﹣

Write Status Register (WRSR) instruction completion

﹣

Page Program (PP) instruction completion

﹣

Dual Input Fast Program (DIFP) instruction completion

﹣

Quad Input Fast Program (QIFP) instruction completion

﹣

Program OTP (POTP) in

struction completion

﹣

Sector Erase (SE) instruction completion

﹣

Block Erase (BE) instruction completion

﹣

Chip Erase (CE) instruction completion

Figure 4. Write Disable (WRDI) Instruction Sequence

High Impedance

Instruction (04h)

0 1 23 45 6 7

A25GFO080QL Datasheet(PDF) 14 Page - AMIC Technology

A25GFO080QL Datasheet(HTML) 14 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Descarga

Enlace URL