A25GFO080QL datasheet(28/58 Pages) AMICC

28 / 58 page

A25LQ080 Series

(April, 2016, Version 1.0)

AMIC Technology Corp.

Dual Input Fast Program (DIFP)

The Dual Input Fast Program (DIFP) instruction is very

similar to the Page Program (PP) instruction, except that the

data are entered on two pins IO0 and IO1 instead of only one.

Inputting the data on two pins instead of one doubles the

data transfer bandwidth compared to the Page Program (PP)

instruction.

The Dual Input Fast Program (DIFP) instruction is entered by

driving Chip Select ( S ) Low, followed by the instruction code,

three address bytes and at least one data byte on Serial

Data Output (IO0 and IO1).

If the 8 least significant address bits (A7-A0) are not all zero,

all transmitted data that goes beyond the end of the current

page are programmed from the start address of the same

page (from the address whose 8 least significant bits (A7-A0)

are all zero). Chip Select ( S ) must be driven Low for the

entire duration of the sequence.

The instruction sequence is shown in Figure 17.

If more than 256 bytes are sent to the device, previously

latched data are discarded and the last 256 data bytes are

guaranteed to be programmed correctly within the same

page. If less than 256 data bytes are sent to device, they are

correctly programmed at the requested addresses without

having any effects on the other bytes in the same page.

For optimized timings, it is recommended to use the Dual

Input Fast Program (DIFP) instruction to program all

consecutive targeted bytes in a single sequence rather to

using several Dual Input Fast Program (DIFP) sequences

each containing only a few bytes.

Chip Select ( S ) must be driven High after the eighth bit of

the last data byte has been latched in, otherwise the Dual

Input Fast Program (DIFP) instruction is not executed.

As soon as Chip Select ( S ) is driven High, the self-timed

Page Program cycle (whose duration is tPP) is initiated. While

the Dual Input Fast Program (DIFP) cycle is in progress, the

Status Register may be read to check the value of the Write

In Progress (WIP) bit. The Write In Progress (WIP) bit is 1

during the self-timed Page Program cycle, and 0 when it is

completed. At some unspecified time before the cycle is

completed, the Write Enable Latch (WEL) bit is reset.

A Dual Input Fast Program (DIFP) instruction applied to a

page that is protected by the Block Protect (CMP, SEC, TB,

BP2, BP1, BP0) bits (see Table 1) is not executed.

Figure 17. Dual Input Fast Program (DIFP) instruction sequence

Instruction (A2h)

High Impedance

MSB

810

01 2 3 4 5 6 7

24-Bit Address

28 29 30 31

23 22 21

3 21 00

IO0

IO1

IO0

IO1

32 33 34 35 36 37 38 39

42 0

40 41 42 43 44 45 46 47

MSB

6 4 2 0 6 4 2 0 6 4 2 0

6 4 2 0

53 1

1 7 5 3 1 7 5 3 1 7 5 3 1

7 5 3 1

MSB

Data In 1

Data In 2

Data In 3

Data In 4

Data In 5

Data In 256

Note: Address bits A23 to A20 are Don’t Care, for A25LQ080.

A25GFO080QL Datasheet(PDF) 28 Page - AMIC Technology

A25GFO080QL Datasheet(HTML) 28 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Descarga

Enlace URL