AD9381SLASHPCB datasheet(35/44 Pages) AD

35 / 44 page

AD9381

Rev. 0 | Page 35 of 44

0xA3—Bits[7:0] PD2

0xA4—Bits[7:0] PD3

0xA5—Bits[7:0] PD4

0xA6—Bits[7:0] PD5

0xA7—Bits[6:0] New Data Flags

See Register 0x87 for a description.

0xA8—Bits[7:0] PD6

0xA9—Bits[7:0] PD7

0xAA—Bits[7:0] PD8

0xAB—Bits[7:0] PD9

0xAC—Bits[7:0] PD10

0xAD—Bits[7:0] PD11

0xAE—Bits[7:0] PD12

0xAF—Bits[6:0] New Data Flags

See Register 0x87 for a description.

0xB0—Bits[7:0] PD13

0xB1—Bits[7:0] PD14

0xB2—Bits[7:0] PD15

0xB3—Bits[7:0] PD16

0xB4—Bits[7:0] Source Device Information Code

These bytes classify the source device.

Table 34.

SDI Code

Source

0x00

Unknown

0x01

Digital STB

0x02

DVD

0x03

D-VHS

0x04

HDD video

0x05

DVC

0x06

DSC

0x07

Video CD

0x08

Game

0x09

PC general

0xB7—Bits[6:0] New Data Flags

See Register 0x87 for a description.

0xB8—Bits[7:0] MPEG Source Infoframe Version

0xB9—Bits[7:0] MPEG Bit Rate Byte 0 (MB0)

The lower 8 of 32 bits that specify the MPEG bit rate in Hz.

0xBA—Bits[7:0] MB1

0xBB—Bits[7:0] MB2

0xBC—Bits[7:0] MB3—Upper Byte

0xBD—Bit[4] Field Repeat

This defines whether the field is new or repeated. 0 = new field

or picture. 1 = repeated field.

0xBD—Bits[1:0] MPEG Frame

This identifies the frame as I, B, or P.

Table 35.

MF [1-0]

Frame Type

Unknown

I—picture

B—picture

P—picture

0xBE—Bits[7:0] Reserved

0xBF—Bits[6:0] New Data Flags

See Register 0x87 for a description.

0xC0—Bits[7:0] AudioContentProtectionPacket(ACPType)

These bits define which audio content protection is used.

Table 36.

Code

ACP Type

0x00

Generic audio

0x01

IEC 60958-identified audio

0x02

DVD-audio

0x03

Reserved for super audio CD (SACD)

0x04—0xFF

Reserved

0xC1—ACP Packet Byte 0 (ACP_PB0)

0xC2—Bits[7:0] ACP_PB1

0xC3—Bits[7:0] ACP_PB2

0xC4—Bits[7:0] ACP_PB3

0xC5—Bits[7:0] ACP_PB4

0xC7—Bits[6:0] New Data Flags

See Register 0x87 for a description.

0xC8—Bit[7] International Standard Recording Code

(ISRC1) Continued

This bit indicates that a continuation of the 16 ISRC1 packet

bytes (an ISRC2 packet) is being transmitted.

0xC8—Bit[6] ISRC1 Valid

This bit is an indication of the whether ISRC1 packet bytes are

valid. 0 = ISRC1 status bits and PBs not valid. 1 = ISRC1 status

bits and PBs valid.

0xC8—Bits[2:0] ISRC Status

These bits define where in the ISRC track the samples are: at

least two transmissions of 001 occur at the beginning of the

track, while continuous transmission of 010 occurs in the

middle of the track, followed by at least two transmissions of

100 near the end of the track.

AD9381/PCB Datasheet(PDF) 35 Page - Analog Devices

AD9381/PCB Datasheet(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Descarga

Enlace URL