CC1021-RTR1 datasheet(40/92 Pages) TI

40 / 92 page

CC1021

SWRS045

Page 40 of 91

12.9. AGC Settling

After turning on the RX chain, the following

occurs:

A) The AGC waits 16-128 ADC_CLK

(1.2288 MHz) periods, depending on the

VGA_FREEZE setting in the VGA1

B) The AGC waits 16-48 FILTER_CLK

periods, depending on the VGA_WAIT

setting in the VGA1 register, for settling in

the analog parts and the digital channel

filter.

C) The AGC calculates the RSSI value as

the average magnitude over the next 2-16

FILTER_CLK periods, depending of the

AGC_AVG setting in the VGA2 register.

D) If the RSSI value is higher than

CS_LEVEL+8, then the carrier sense

indicator is set (if CS_SET = 0). If the

RSSI value is too high according to the

CS_LEVEL, VGA_UP and VGA_DOWN

settings, and the VGA gain is not already

at minimum, then the VGA gain is reduced

and the AGC continues from B).

E) If the RSSI value is too low according to

the CS_LEVEL and VGA_UP settings, and

the VGA gain is not already at maximum

(given by VGA_SETTING), then the VGA

gain is increased and the AGC continues

from B).

2-3 VGA gain changes should be

expected before the AGC has settled.

Increasing

AGC_AVG

increases

the

settling time, but may be worthwhile if

there is the time in the protocol, and for

reducing false wake-up events when

setting the carrier sense close to the noise

floor.

The AGC settling time depends on the

FILTER_CLK (= 2

·ChBW). Thus, there is a

trade off between AGC settling time and

receiver sensitivity because the AGC

settling time can be reduced for data rates

lower than 76.8 kBaud by using a wider

receiver channel filter bandwidth (i.e.

larger ChBW).

12.10. Preamble Length and Sync Word

The rules for choosing a good sync word

are as follows:

1. The sync word should be significantly

different from the preamble

2. A large number of transitions is good for

the bit synchronization or clock recovery.

Equal

bits

reduce

the

number

transitions. The recommended sync word

has at the most 3 equal bits in a row.

3. Autocorrelation. The sync word should

not repeat itself, as this will increase the

likelihood for errors.

4. In general the first bit of sync should be

opposite of last bit in preamble, to achieve

one more transition.

The recommended sync words for CC1021

are 2 bytes (D391), 3 bytes (D391DA) or 4

bytes (D391DA26) and are selected as the

best compromise of the above criteria.

Using the register settings provided by the

SmartRF Studio software, packet error

rates (PER) less than 0.5% can be

achieved when using 24 bits of preamble

and a 16 bit sync word (D391). Using a

preamble longer than 24 bits will improve

the PER.

When performing the PER measurements

described above the packet format

consisted of 10 bytes of random data, 2

bytes CRC and 1 dummy byte in addition

to the sync word and preamble at the start

of each package.

For the test 1000 packets were sent 10

times. The transmitter was put in power

down between each packet. Any bit error

in the packet, either in the sync word, in

the data or in the CRC caused the packet

to be counted as a failed packet.

CC1021-RTR1 Datasheet(PDF) 40 Page - Texas Instruments

CC1021-RTR1 Datasheet(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Descarga

Enlace URL