Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

CC1021-RTR1 Datasheet(PDF) 24 Page - Texas Instruments

No. de pieza CC1021-RTR1
Descripción Electrónicos  Single Chip Low Power RF Transceiver for Narrowband Systems
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

CC1021-RTR1 Datasheet(HTML) 24 Page - Texas Instruments

Back Button CC1021-RTR1 Datasheet HTML 20Page - Texas Instruments CC1021-RTR1 Datasheet HTML 21Page - Texas Instruments CC1021-RTR1 Datasheet HTML 22Page - Texas Instruments CC1021-RTR1 Datasheet HTML 23Page - Texas Instruments CC1021-RTR1 Datasheet HTML 24Page - Texas Instruments CC1021-RTR1 Datasheet HTML 25Page - Texas Instruments CC1021-RTR1 Datasheet HTML 26Page - Texas Instruments CC1021-RTR1 Datasheet HTML 27Page - Texas Instruments CC1021-RTR1 Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 92 page
background image
CC1021
SWRS045
Page 24 of 91
PCLK
PDI
PSEL
Address
Read mode
6
5
4
3
2
1
0
T
SS
T
CL,min
T
CH,min
T
HS
R
PDO
7
6
5
4
3
2
1
0
Data byte
T
SH
Figure 8. Configuration registers read operation
Parameter
Symbol
Min
Max
Unit
Conditions
PCLK, clock
frequency
FPCLK
10
MHz
PCLK low
pulse
duration
TCL,min
50
ns
The minimum time PCLK must be low.
PCLK high
pulse
duration
TCH,min
50
ns
The minimum time PCLK must be high.
PSEL setup
time
TSS
25
ns
The minimum time PSEL must be low before
positive edge of PCLK.
PSEL hold
time
THS
25
ns
The minimum time PSEL must be held low after
the
negative edge of PCLK.
PSEL high
time
TSH
50
ns
The minimum time PSEL must be high.
PDI setup
time
TSD
25
ns
The minimum time data on PDI must be ready
before the
positive edge of PCLK.
PDI hold time
THD
25
ns
The minimum time data must be held at PDI, after
the
positive edge of PCLK.
Rise time
Trise
100
ns
The maximum rise time for PCLK and PSEL
Fall time
Tfall
100
ns
The maximum fall time for PCLK and PSEL
Note: The setup and hold times refer to 50% of VDD. The rise and fall times refer to 10% /
90% of VDD. The maximum load that this table is valid for is 20 pF.
Table 14. Serial interface, timing specification



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com