 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADS6445 Datasheet(PDF) 65 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ADS6445 Datasheet(HTML) 65 Page - STMicroelectronics |
|
|
65 / 75 page  www.ti.com OUTPUT TIMINGS AT LOWER SAMPLING FREQUENCIES ADS6445, ADS6444 ADS6443, ADS6442 SLAS531 – MAY 2007 Setup, hold, and other timing parameters are specified across sampling frequencies and for each type of output interface in the following tables. Table 28 to Table 31: Typical values are at 25 °C, min and max values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = LVDD = 3.3 V, CL = 5 pF, IO = 3.5 mA, RL = 100 Ω, no internal termination, unless otherwise noted. Timing parameters are ensured by design and characterization and not tested in production. Ts = 1/ Sampling frequency = 1/Fs Table 27. Clock Propagation Delay for Different Interface Options SERIALIZER LATENCY (1) INTERFACE SERIALIZATION CLOCK PROPAGATION DELAY, tpd_clk clock cycles 14x tpd_clk = 0.428xTs + tdelay 1-Wire with DDR bit clock 0 16x tpd_clk = 0.375xTs + tdelay 2 (when tpd_clk ≥ Ts) 2-Wire with DDR bit clock tpd_clk = 0.857xTs + tdelay 14x 1 (when tpd_clk < Ts) 2-Wire with SDR bit clock tpd_clk = 0.428xTs + tdelay 0 1 (when tpd_clk ≥ Ts) 2-Wire with DDR bit clock tpd_clk = 0.75xTs + tdelay 16x 0 (when tpd_clk < Ts) 2-Wire with SDR bit clock tpd_clk = 0.375xTs + tdelay 0 (1) Note that the total latency = ADC latency + internal serializer latency. The ADC latency is 12 clock cycles. Table 28. Timings for 1-Wire Interface DATA SETUP TIME, tsu DATA HOLD TIME, th tdelay SAMPLING ns ns ns SERIALIZATION FREQUENCY MSPS MIN TYP MAX MIN TYP MAX MIN TYP MAX 65 0.3 0.5 0.4 0.6 Fs ≥ 40 MSPS 40 0.65 0.85 0.7 0.9 3 4 5 14 × 20 1.3 1.65 1.6 1.9 Fs < 40 MSPS 10 3.2 3.5 3.2 3.6 3 4.5 6 65 0.22 0.42 0.35 0.55 Fs ≥ 40 MSPS 3 4 5 16 × Fs < 40 MSPS 3 4.5 6 Table 29. Timings for 2-Wire Interface, DDR Bit Clock DATA SETUP TIME, tsu DATA HOLD TIME, th tdelay SAMPLING ns ns ns SERIALIZATION FREQUENCY MSPS MIN TYP MAX MIN TYP MAX MIN TYP MAX 105 0.45 0.65 0.5 0.7 Fs ≥ 45 MSPS 92 0.55 0.75 0.6 0.8 3.4 4.4 5.4 14 × 80 0.65 0.85 0.7 0.9 65 0.8 1.1 0.8 1.1 Fs < 45 MSPS 40 1.4 1.7 1.5 1.9 3.7 5.2 6.7 105 0.35 0.55 0.4 0.6 Fs ≥ 45 MSPS 92 0.45 0.65 0.5 0.7 3.4 4.4 5.4 16 × 80 0.55 0.75 0.6 0.8 65 0.6 0.9 0.7 1 Fs < 45 MSPS 40 1.1 1.4 1.3 1.7 3.7 5.2 6.7 65 Submit Documentation Feedback |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
