ADS6445 datasheet(24/75 Pages) STMICROELECTRONICS

24 / 75 page

www.ti.com

ADS6445, ADS6444

ADS6443, ADS6442

SLAS531 – MAY 2007

<COARSE GAIN>Coarse gain control

0 dB Coarse gain (full-scale range = 2.0 VPP)

3.5dB Coarse gain (full-scale range = 1.34 VPP)

MSB or LSB First selection

MSB First

LSB First

Byte/bit wise outputs (only when 2-wire is selected)

Byte wise

Bit wise

D10

<OVRD> Over-ride bit. All the functions in register 0x0D can also be controlled using the

parallel control pins. By setting bit <OVRD> = 1, the contents of register 0x0D will over-ride

the settings of the parallel pins.

Disable over-ride

Enable over-ride

Table 19. Serial Register G

BITS

ADDRESS

A4 - A0

D10

LVDS INTERNAL TERMINATION BIT AND WORD CLOCKS

LVDS CURRENT SETTINGS

LVDS CURRENT DOUBLE

<CURR DOUBLE> LVDS current double for data outputs

Nominal LVDS current, as set by <D5

…D2>

Double the nominal value

<CURR DOUBLE> LVDS current double for bit and word clock outputs

Nominal LVDS current, as set by <D5

…D2>

Double the nominal value

D3-D2

<LVDS CURR> LVDS current setting for data outputs

3.5 mA

4 mA

2.5 mA

3 mA

D5-D4

<LVDS CURR> LVDS current setting for bit and word clock outputs

3.5 mA

4 mA

2.5 mA

3 mA

D10-D6

<TERM CLK> LVDS internal termination for bit and word clock outputs

00000

No internal termination

00001

166

Ω

Submit Documentation Feedback

ADS6445 Datasheet(PDF) 24 Page - STMicroelectronics

ADS6445 Datasheet(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Descarga

Enlace URL