Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ELANSC310 Datasheet(PDF) 96 Page - Advanced Micro Devices

No. de pieza ELANSC310
Descripción Electrónicos  Single-Chip, 32-Bit, PC/AT Microcontroller
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMD [Advanced Micro Devices]
Página de inicio  http://www.amd.com
Logo AMD - Advanced Micro Devices

ELANSC310 Datasheet(HTML) 96 Page - Advanced Micro Devices

Back Button ELANSC310 Datasheet HTML 92Page - Advanced Micro Devices ELANSC310 Datasheet HTML 93Page - Advanced Micro Devices ELANSC310 Datasheet HTML 94Page - Advanced Micro Devices ELANSC310 Datasheet HTML 95Page - Advanced Micro Devices ELANSC310 Datasheet HTML 96Page - Advanced Micro Devices ELANSC310 Datasheet HTML 97Page - Advanced Micro Devices ELANSC310 Datasheet HTML 98Page - Advanced Micro Devices ELANSC310 Datasheet HTML 99Page - Advanced Micro Devices ELANSC310 Datasheet HTML 100Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 119 page
background image
96
Élan™SC310 Microcontroller Data Sheet
PREL IMINARY
Notes:
For more information about DRAM first cycle write wait states, see the DRAM First Cycle Wait State Select Logic table in
Chapter 4 of the ÉlanTMSC310 Microcontroller Programmer’s Reference Manual, order #20665.
Notes:
For more information about DRAM bank miss wait states, see the DRAM Bank Miss Wait State Select Logic table in Chapter 4
of the ÉlanTMSC310 Microcontroller Programmer’s Reference Manual, order #20665.
Table 49.
DRAM First Cycle Write Access (See Figure 39)
Symbol
Parameter Description
Wait State
Min
Max
Unit
t5c
D15–D0 setup to CAS Low (write)
N/A
5
ns
t27d
MWE setup to CAS Low (first cycle)
N/A
20
ns
t30
MA valid setup to RAS Low
N/A
0
ns
t31
MA hold from RAS Low
N/A
10
ns
t32
MA setup to CAS Low
N/A
0
ns
t33
RAS hold from CAS Low
N/A
20
ns
t34
RAS precharge from CAS High
N/A
10
ns
t38
MA hold from CAS active
N/A
15
ns
t39
RAS to CAS delay
N/A
20
ns
t40
RAS pulse width
N/A
70
10,000
ns
t41d
CAS pulse width (first cycle, write)
115
ns
245
375
ns
t43
MWE hold from CAS Low
N/A
15
ns
t44d
CAS hold from RAS Low (first cycle, write)
145
ns
275
ns
3
105
ns
t49
D15–D0 hold from CAS Low (write)
N/A
15
ns
Table 50.
DRAM Bank/Page Miss Write Cycles (See Figure 39)
Symbol
Parameter Description
Wait State
Min
Max
Unit
t5c
D15–D0 valid to CAS Low (write)
N/A
5
ns
t27c
MWE to CAS Low
365
ns
465
ns
580
ns
t29b
CAS precharge
N/A
60
ns
t33
RAS hold from CAS Low
20
ns
t34
RAS precharge from CAS High
10
ns
t36
RAS precharge
338
ns
438
ns
553
ns
t39
RAS to CAS delay
N/A
20
ns
t40
RAS pulse width
N/A
70
10,000
ns
t41c
CAS pulse width (page miss write)
330
ns
460
ns
575
ns
t44c
CAS hold from RAS Low (page miss write)
360
ns
490
ns
5
105
ns
t49
D15–D0 hold from CAS Low (write)
N/A
15
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com