AD9553SLASHPCBZ datasheet(4/44 Pages) AD

4 / 44 page

AD9553

Rev. 0 | Page 4 of 44

RESET PIN

Table 4.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

INPUT CHARACTERISTICS1

Input Voltage High, VIH

1.96

Input Voltage Low, VIL

0.85

Input Current High, IINH

0.3

12.5

μA

Input Current Low, IINL

μA

MINIMUM PULSE WIDTH LOW

150

μs

Tested with an active source driving the RESET pin.

1 The RESET pin has a 100 kΩ internal pull-up resistor.

REFERENCE CLOCK INPUT CHARACTERISTICS

Table 5.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

DIFFERENTIAL INPUT

Input Frequency Range

0.008

250

MHz

710

MHz

Assumes minimum LVDS input level and requires

bypassing of the /5 divider and 2× multiplier.

Common-Mode Internally Generated

Input Voltage

613

692

769

Use ac coupling to preserve the internal dc bias of the

differential input.

Differential Input Voltage Sensitivity

250

mV p-p

Capacitive coupling required; can accommodate single-

ended input by ac grounding unused input; the

instantaneous voltage on either pin must not exceed the

3.3 V dc supply rails.

Differential Input Resistance

kΩ

Differential Input Capacitance

Duty Cycle

Pulse width high and pulse width low establish the

bounds for duty cycle.

Pulse Width Low

1.6

Up to 250 MHz.

Pulse Width High

1.6

Up to 250 MHz.

Pulse Width Low

0.64

Beyond 250 MHz, up to 710 MHz.

Pulse Width High

0.64

Beyond 250 MHz, up to 710 MHz.

CMOS SINGLE-ENDED INPUT

Input Frequency Range

0.008

200

MHz

Input High Voltage1

1.05

Input Low Voltage1

0.98

Input High Current

0.04

μA

Input Low Current

0.03

μA

Input Capacitance

Duty Cycle

Pulse width high and pulse width low establish the

bounds for duty cycle.

Pulse Width Low

Pulse Width High

2× FREQUENCY MULTIPLIER

125

MHz

To avoid excessive reference spurs, the 2× multiplier

requires 48% to 52% duty cycle. Reference clock input

frequencies greater than 125 MHz require the use of the

/5 divider.

1The single-ended CMOS input is 3.3 V compatible. In the case of ac-coupling, the user must bias the input at 1.0 V dc.

AD9553/PCBZ Datasheet(PDF) 4 Page - Analog Devices

AD9553/PCBZ Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Descarga

Enlace URL