Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

WM8741GEDS/V Datasheet(PDF) 26 Page - Wolfson Microelectronics plc

No. de pieza WM8741GEDS/V
Descripción Electrónicos  24-bit 192kHz DAC with Advanced Digital Filtering
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8741GEDS/V Datasheet(HTML) 26 Page - Wolfson Microelectronics plc

Back Button WM8741GEDS/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8741GEDS/V Datasheet HTML 30Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 64 page
background image
WM8741
Production Data
w
PD, Rev 4.2, October 2009
26
In both modes the polarity of LRCLK can be switched using register bit LRP.
8FS MODE SAMPLING RATES
Since the data rate in 8FS mode is much faster than in standard PCM mode, there are restrictions on
the MCLK rate that can be used. Specifically, only 512fs and 768fs modes are permitted restricting
the sample rate to a maximum of 8x48kHz. The master clock should be synchronised with LRCLK,
although the WM8741 is tolerant of phase differences or jitter on this clock.
Unlike in normal PCM mode, the master clock detection circuit does not operate in 8FS mode. The
rate must be manually programmed using the control interface.
SAMPLING
RATE
LRCLK
FREQUENCY
(kHz)
MASTER CLOCK (MCLK)
FREQUENCY (MHz)
fs
8fs
512fs
768fs
32kHz
256
16.384
24.576
44.1kHz
352.8
22.5792
33.8688
48kHz
384
24.576
36.864
Table 12 Typical Relationships between Master Clock Frequency and Sampling Rate in 8FS
Mode
AUDIO INTERFACE DAISY CHAINING
In daisy chain mode the DOUT pin outputs the audio data received on the DIN pin but delayed by two
times the input word length. When this output is connected to the DIN pin of the next device in the
chain, each WM8741 device will simultaneously sample different channel data in the same LRCLK
period. Daisy chaining is only available in DSP audio interface mode and is limited by a maximum
BCLK frequency of 24.576MHz.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8
Mode Control 2
08h
4
DOUT
0
Daisy Chaining Multiple devices –
multichannel off one PCM feed.
0 = No Output
1 = Output on pin 23.
Table 13 Daisy Chaining Audio Data Output Control
The following diagram illustrates timing for a daisy chain with 2 WM8741 devices.
Figure 21 Audio Interface Daisy Chaining Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com