Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

RM0319 Datasheet(PDF) 31 Page - STMicroelectronics

No. de pieza RM0319
Descripción Electrónicos  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0319 Datasheet(HTML) 31 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 27Page - STMicroelectronics RM0319 Datasheet HTML 28Page - STMicroelectronics RM0319 Datasheet HTML 29Page - STMicroelectronics RM0319 Datasheet HTML 30Page - STMicroelectronics RM0319 Datasheet HTML 31Page - STMicroelectronics RM0319 Datasheet HTML 32Page - STMicroelectronics RM0319 Datasheet HTML 33Page - STMicroelectronics RM0319 Datasheet HTML 34Page - STMicroelectronics RM0319 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 368 page
background image
RM0319
Multilayer interconnect matrix (BUSMATRIX)
Doc ID 022640 Rev 3
31/368
Figure 3.
SPEAr320S block diagram with BUSMATRIX topology details
The switch matrix structure allows different subsystem dataflows to be executed in parallel
improving the core platform efficiency.
High performance master agents are directly interconnected with the memory controller
reducing the memory access latency. Three different memory paths (two of them shared
with other masters) are reserved for the programmable logic to enhance the user application
throughput. The overall memory bandwidth assigned to each master port can be
programmed and optimized through an internal efficient weighted round-robin arbitration
mechanism.
Table 3 shows the connectivity matrix.
Multilayer AHB interconnect matrix
Multiport memory
controller
DDR memory interface
JTAG/ETM9
Reconfigurable array subsystem
ARM926EJS
GPIO
Int.Ctrl
Timer
QP
RI-O
M0
cfg
102
56
0/18 MII
to PHY
Oscillator
0÷6
0÷7
0÷2
0÷2
98 GPIO, 4clk
Master
reset
10
Low speed
subsystem
Basic subsystem
2
5
2
1
0÷6
C
I
Debug
12
8 chan.
Master
clock
0÷8
DDR
3-12
4
3
SPEAr320S
16KB
Instr Cache
16KB
Data Cache
System
controller
Timer
RTC
GPIO
SMI
CPU subsystem
8KB
SRAM
JPEG
Codec
IrDA
I2C0
SSP0
UART0
ADC
74.5 KB RAM
Cuts:
Half Dual Port
(AHB wired):
2048 *32 *1
Dual Port:
96 *128 *1
1024 *32 *4
128 *8 *8
Single Port:
2048 *32 *2
1024 *32 *2
512 *32 *4
2048 *8 *8
Application
subsystem
C3
USB 2.0
Host
USB 2.0
Device
Ethernet
MAC
High speed
subsystem
8-channel
DMA
32KB
ROM
MISC
Watchdog
timer
SDIO
MII
CLCD
FSMC/
EMI
SSP1/2
SPP
UART1
to UART6
PWM
CAN0/1
Touch-
screen
I2C1/2
M
H
G
F
E
L
D
B
A
3 4
1
5
7
6
2
5-23
9-4
10-6
4-12
2-12(4)
6-67
7-34
8-5
1-123
M2
M1
M3
M4
RMII0/1
I2S
RS485
CLCD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com