 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD6679 Datasheet(PDF) 52 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6679 Datasheet(HTML) 52 Page - Analog Devices |
|
|
52 / 81 page  AD6679 Data Sheet Rev. B | Page 52 of 81 DDC EXAMPLE CONFIGURATIONS Table 25 describes the register settings for multiple DDC example configurations. Table 25. DDC Example Configurations Chip Application Layer Chip Decimation Ratio DDC Input Type DDC Output Type Bandwidth Per DDC1 No. of Virtual Converters Required Register Settings2 One DDC 2 Complex Complex 38.5% × fS 2 Register 0x200 = 0x01 (one DDC; I/Q selected) Register 0x201 = 0x01 (chip decimate by 2) Register 0x310 = 0x83 (complex mixer, 0 dB gain, variable IF, complex outputs, HB1 filter) Register 0x311 = 0x04 (DDC I input = ADC Channel A, DDC Q input = ADC Channel B) Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0 One DDC 4 Complex Complex 19.25% × fS 2 Register 0x200 = 0x01 (one DDC, I/Q selected) Register 0x201 = 0x02 (chip decimate by 4) Register 0x310= 0x80 (complex mixer, 0 dB gain, variable IF, complex outputs, HB2 + HB1 filters) Register 0x311 = 0x04 (DDC I input = ADC Channel A, DDC Q input = ADC Channel B) Register 0x314, Register 0x315= FTW and POW set as required by application for DDC 0 Two DDCs 2 Real Real 19.25%× fS 2 Register 0x200 = 0x22 (two DDCs, I only selected) Register 0x201 = 0x01 (chip decimate by 2) Register 0x310, Register 0x330 = 0x48 (real mixer, 6 dB gain, variable IF, real output, HB2 + HB1 filters) Register 0x311 = 0x00 (DDC 0 I input = ADC Channel A, DDC 0 Q input = ADC Channel A) Register 0x331 = 0x05 (DDC 1 I input = ADC Channel B, DDC 1 Q input = ADC Channel B) Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0 Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1 Two DDCs 2 Complex Complex 38.5%× fS 4 Register 0x200 = 0x22 (two DDCs, I only selected) Register 0x201 = 0x01 (chip decimate by 2) Register 0x310, Register 0x330 = 0x4B (complex mixer, 6 dB gain, variable IF, complex output, HB1 filter) Register 0x311, Register 0x331 = 0x04 (DDC 0 I input = ADC Channel A, DDC 0 Q input = ADC Channel B) Register 0x314, Register 0x315, Register 0x320, Register 0x321 = FTW and POW set as required by application for DDC 0 Register 0x334, Register 0x335, Register 0x340, Register 0x341 = FTW and POW set as required by application for DDC 1 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
