| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AM41DL6408H Datasheet(PDF) 62 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM41DL6408H Datasheet(HTML) 62 Page - Advanced Micro Devices |
|
62 / 66 page ![]() 60 Am41DL6408H November 24, 2003 ADV ANCE I N FO RMAT I O N SRAM DATA RETENTION Notes: 1. CE1#s ≥ V CC – 0.2 V, CE2s ≥ VCC – 0.2 V (CE1#s controlled) or CE2s ≤ 0.2 V (CE2s controlled), CIOs = VSS or VCC. 2. Typical values are not 100% tested. Figure 34. CE1#s Controlled Data Retention Mode Figure 35. CE2s Controlled Data Retention Mode Parameter Symbol Parameter Description Test Setup Min Typ Max Unit V DR V CC for Data Retention CS1#s ≥ V CC – 0.2 V (Note 1) 1.5 3.3 V I DR Data Retention Current V CC = 3.0 V, CE1#s ≥ VCC – 0.2 V (Note 1) 1.0 (Note 2) 15 µA t SDR Data Retention Set-Up Time See data retention waveforms 0ns t RDR Recovery Time t RC ns VDR VCC 2.7V 2.2V CE1#s GND Data Retention Mode CE1#s ≥ VCC - 0.2 V tSDR tRDR VCC 2.7 V 0.4 V VDR CE2s GND Data Retention Mode tSDR tRDR CE2s < 0.2 V |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |