| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST10F272M Datasheet(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F272M Datasheet(HTML) 86 Page - STMicroelectronics |
|
86 / 175 page ![]() System reset ST10F272M 86/176 Figure 21. Synchronous short / long hardware RESET (EA = 1) 1. RSTIN assertion can be released there. Refer also to Section 21.1 for details on minimum pulse duration. 2. If during the reset condition (RSTIN low), RPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered. 3. RSTIN pin is pulled low if bit BDRSTEN (bit 3 of SYSCON register) was previously set by software. Bit BDRSTEN is cleared after reset. 4. Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1) P0[15:13] not transparent RSTF P0[12:2] transparent not t. P0[1:0] not t. not transparent FLARST RST ≤ 1ms 1024 TCL ≤ 2 TCL (2) V RPD > 2.5V Asynchronous Reset not entered 200µA Discharge RPD RSTOUT At this time RSTF is sampled HIGH or LOW so it is SHORT or LONG reset (After Filter) RSTIN < 1032 TCL ≤4 TCL(4) (3) ≤12 TCL (1) ≤ 500ns ≥ 50ns ≤ 500ns ≥ 50ns ≤ 500ns ≥ 50ns IBUS-CS 7 TCL (Internal) 8 TCL not t. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |