ST10F272M datasheet(18/175 Pages) STMICROELECTRONICS

18 / 175 page

Pin data

ST10F272M

18/176

EA / VSTBY

External access enable pin.

A low level applied to this pin during and after Reset forces the ST10F272M to

start the program from the external memory space. A high level forces

ST10F272M to start in the internal memory space. This pin is also used (when

Stand-by mode is entered, that is ST10F272M under reset and main VDD turned

off) to bias the 32 kHz oscillator amplifier circuit and to provide a reference

voltage for the low-power embedded voltage regulator which generates the

internal 1.8V supply for the RTC module (when not disabled) and to retain data

inside the Stand-by portion of the XRAM (16 Kbyte).

It can range from 4.5 to 5.5V. In running mode, this pin can be tied low during

reset without affecting 32 kHz oscillator, RTC and XRAM activities, since the

presence of a stable VDD guarantees the proper biasing of all those modules.

P0L.0 - P0L.7,

P0H.0,

P0H.1 - P0H.7

100-107,

108,

111-117

I/O

Two 8-bit bidirectional I/O ports P0L and P0H, bitwise programmable for input or

output via direction bit. Programming an I/O pin as input forces the

corresponding output driver to high impedance state. The input threshold of

Port 0 is selectable (TTL or CMOS).

In case of an external bus configuration, PORT0 serves as the address (A) and

as the address / data (AD) bus in multiplexed bus modes and as the data (D) bus

in demultiplexed bus modes.

Demultiplexed bus modes

Multiplexed bus modes

P1L.0 - P1L.7,

P1H.0 - P1H.7

118-125

128-135

I/O

Two 8-bit bidirectional I/O ports P1L and P1H, bitwise programmable for input or

output via direction bit. Programming an I/O pin as input forces the

corresponding output driver to high impedance state. PORT1 is used as the 16-

bit address bus (A) in demultiplexed bus modes: If at least BUSCONx is

configured such that the demultiplexed mode is selected, the pins of PORT1 are

not available for general purpose I/O function. The input threshold of Port 1 is

selectable (TTL or CMOS).

The pins of P1L also serve as the additional (up to eight) analog input channels

for the A/D converter, where P1L.x equals ANy (Analog input channel y, where

y = x + 16). This additional function has a higher priority on demultiplexed bus

function.

The following PORT1 pins have alternate functions:

132

P1H.4

CC24IO

CAPCOM2: CC24 capture input

133

P1H.5

CC25IO

CAPCOM2: CC25 capture input

134

P1H.6

CC26IO

CAPCOM2: CC26 capture input

135

P1H.7

CC27IO

CAPCOM2: CC27 capture input

XTAL1

138

XTAL1

Main oscillator amplifier circuit and/or external clock input

Table 1.

Pin description (continued)

Symbol

Type

Function

Data path width

8-bit

16-bit

P0L.0 – P0L.7:

D0 – D7

D0 - D7

P0H.0 – P0H.7:

I/O

D8 - D15

Data path width

8-bit

16-bit

P0L.0 – P0L.7:

AD0 – AD7

AD0 - AD7

P0H.0 – P0H.7:

8 – A15

D8 - AD15

ST10F272M Datasheet(PDF) 18 Page - STMicroelectronics

ST10F272M Datasheet(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL