Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AD9882/PCB Datasheet(PDF) 30 Page - Analog Devices

No. de pieza AD9882/PCB
Descripción Electrónicos  Dual Interface for Flat Panel Displays
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9882/PCB Datasheet(HTML) 30 Page - Analog Devices

Back Button AD9882/PCB Datasheet HTML 26Page - Analog Devices AD9882/PCB Datasheet HTML 27Page - Analog Devices AD9882/PCB Datasheet HTML 28Page - Analog Devices AD9882/PCB Datasheet HTML 29Page - Analog Devices AD9882/PCB Datasheet HTML 30Page - Analog Devices AD9882/PCB Datasheet HTML 31Page - Analog Devices AD9882/PCB Datasheet HTML 32Page - Analog Devices AD9882/PCB Datasheet HTML 33Page - Analog Devices AD9882/PCB Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 36 page
background image
REV. A
–30–
AD9882
15
3
Active Interface
This bit is used to indicate which interface should be active, analog
or digital. It checks for activity on the analog interface and for
activity on the digital interface, then determines which should be
active according to Table XLI. Specifically, analog interface detec-
tion is determined by OR-ing Bits 7, 6, and 5 in this register. Digital
interface detection is determined by Bit 4 in this register. If both
interfaces are detected, the user can determine which has priority
via Bit 1 in Register 0FH. The user can override this function
via Bit 2 in Register 0FH. If the override bit is set to logic 1, then
this bit will be forced to the same state as Bit 1 in Register 0FH.
Table XLI. Active Interface Results
Bits 7, 6, or 5
Bit 4
(Analog
(Digital
Detection)
Detection)
Override
AI
00
0
Soft
Power-Down
(Seek Mode)
01
0
1
10
0
0
11
0
Bit 1 in 0FH
XX
1
Bit 1 in 0FH
AI = 0 means analog interface
AI = 1 means digital interface
The override bit is in Register 0FH, Bit 2.
16
7
AHS
Active Hsync
This bit indicates which Hsync input source is being used by the
PLL (Hsync input or Sync-on-Green). Bits 6 and 7 in Register
15H determine which source is used. If both Hsync and SOG
are detected, the user can determine which has priority via Bit 3
in Register 10H. The user can override this function via Bit 4
in Register 10H. If the override bit is set to logic 1, then this
bit will be forced to the same state as Bit 3 in Register 10H.
Table XLII. Active Hsync Results
Hsync Detect SOG Detect
Override
AHS
Register 15H
Register 15H Register 10H
Register 16H
Bit 7
Bit 6
Bit 4
Bit 7
00
0Bit 3 in 10H
01
01
10
00
11
0Bit 3 in 10H
XX
1
Bit 3 in 10H
AHS = 0 means use the Hsync pin input for Hsync
AHS = 1 means use the SOG pin input for Hsync
The override bit is in Register 10H, Bit 4.
16
6
Detected Hsync Input Polarity Status
This bit reports the status of the Hsync input polarity detection
circuit. It can be used to determine the polarity of the Hsync
input. The detection circuit’s location is shown in the Sync
Processing Block Diagram, Figure 18.
Table XLIII. Detected Hsync Input Polarity Status
Hsync Polarity
Status
Result
0Hsync polarity is negative/active low.
1Hsync polarity is positive/active high.
16
5
AVS
Active Vsync
This bit indicates which Vsync source is being used for the analog
interface: the Vsync input or output from the sync separator.
If the override bit (10H, Bit 1) is set to logic 1, then this bit will be
forced to the same state as Bit 0 in Register 10H.
Table XLIV. Active Vsync Results
Vsync Detect
Override
Register 16H
Register 10H
Bit 5
Bit 1
AVS
000
101
X1
Bit 0 in 10H
AVS = 0 means Vsync input
AVS = 1 means Sync separator
The override bit is in Register 10H, Bit 1.
16
4
Detected Vsync Output Polarity Status
This bit reports the status of the Vsync output polarity detection
circuit. It can be used to determine the polarity of the Vsync
output. The detection circuit’s location is shown in the Sync
Processing Block Diagram, Figure 18.
Table XLV. Detected Vsync Input Polarity Status
Vsync Polarity Status
Result
0Vsync polarity is active high.
1Vsync polarity is active low.
16
3
Detected Coast Polarity Status
This bit reports the status of the coast input polarity detection
circuit. The detection circuit’s location is shown in the Sync
Processing Block Diagram, Figure 18. This bit only applies to
the internal Coast and does not apply when Coast is disabled.
Table XLVI. Detected Coast Input Polarity Status
Hsync Polarity
Status
Result
0Coast polarity is negative/active low.
1Coast polarity is positive/active high.
16
2
Key Read Verification
This bit reports wherever HDCP keys are detected.
Table XLVII. Key Read Verification
Detect
Function
0Not detected
1Detected
1B
7
MDA and MCL Three-State
The MDA and MCL three-state feature allows the EEPROM to
be programmed in-circuit. The MDA/MCL port must be three-
stated before attempting to program the EEPROM using an
external master. The keys will be stored in an I
2C compatible
3.3 V serial EEPROM of at least 512 bytes. The EEPROM
should have a device address of A0H.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com