Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STM32F302XD Datasheet(PDF) 88 Page - STMicroelectronics

No. de pieza STM32F302XD
Descripción Electrónicos  CRC calculation unit
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F302XD Datasheet(HTML) 88 Page - STMicroelectronics

Back Button STM32F302XD Datasheet HTML 84Page - STMicroelectronics STM32F302XD Datasheet HTML 85Page - STMicroelectronics STM32F302XD Datasheet HTML 86Page - STMicroelectronics STM32F302XD Datasheet HTML 87Page - STMicroelectronics STM32F302XD Datasheet HTML 88Page - STMicroelectronics STM32F302XD Datasheet HTML 89Page - STMicroelectronics STM32F302XD Datasheet HTML 90Page - STMicroelectronics STM32F302XD Datasheet HTML 91Page - STMicroelectronics STM32F302XD Datasheet HTML 92Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 168 page
background image
Electrical characteristics
STM32F302xD STM32F302xE
88/168
DocID026900 Rev 4
Figure 19. HSI oscillator accuracy characterization results for soldered parts
Low-speed internal (LSI) RC oscillator
6.3.9
PLL characteristics
The parameters given in Table 42 are derived from tests performed under ambient
temperature and supply voltage conditions summarized in Table 19.
Table 41. LSI oscillator characteristics(1)
1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.
Symbol
Parameter
Min
Typ
Max
Unit
fLSI
Frequency
30
40
50
kHz
tsu(LSI)(2)
2. Guaranteed by design, not tested in production.
LSI oscillator startup time
-
-
85
µs
IDD(LSI)(2) LSI oscillator power consumption
-
0.75
1.2
µA
Table 42. PLL characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max
fPLL_IN
PLL input clock(1)
1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
1(2)
-24(2)
MHz
PLL input clock duty cycle
40(2)
-60(2)
%
fPLL_OUT
PLL multiplier output clock
16(2)
-72
MHz
tLOCK
PLL lock time
-
-
200(2)
µs
Jitter
Cycle-to-cycle jitter
-
-
300(2)
2. Guaranteed by design, not tested in production.
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com