| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STM32F302XD Datasheet(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F302XD Datasheet(HTML) 29 Page - STMicroelectronics |
|
29 / 168 page ![]() DocID026900 Rev 4 29/168 STM32F302xD STM32F302xE Functional overview 63 communication mode and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller. 3.22 Universal asynchronous receiver transmitter (UART) The STM32F302xD/E devices have 2 embedded universal asynchronous receiver transmitters (UART4, and UART5). The UART interfaces support IrDA SIR ENDEC, multiprocessor communication mode and single-wire half-duplex communication mode. The UART4 interface can be served by the DMA controller. Refer to Table 8 for the features available in all U(S)ART interfaces. 3.23 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S) Up to four SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full- duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex and full duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency. Refer to Table 9 for the features available in SPI1, SPI2, SPI3 and SPI4. Table 8. USART features USART modes/features(1) USART1 USART2 USART3 UART4 UART5 Hardware flow control for modem X X X - - Continuous communication using DMA X X X X - Multiprocessor communication X X X X X Synchronous mode X X X - - Smartcard mode X X X - - Single-wire half-duplex communication X X X X X IrDA SIR ENDEC block X X X X X LIN mode XXX XX Dual clock domain and wakeup from Stop mode X X X X X Receiver timeout interrupt XXX XX Modbus communication X X X X X Auto baud rate detection X X X - - Driver Enable X X X - - 1. X = supported. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |