| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AMD-766AC Datasheet(PDF) 4 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AMD-766AC Datasheet(HTML) 4 Page - Advanced Micro Devices |
|
4 / 96 page ![]() Preliminary Information 23167B – March 2001 AMD-766 TM Peripheral Bus Controller Data Sheet 4 5.1.1 Configuration Space ......................................................................................................................... 31 5.1.2 Register Naming And Description Conventions................................................................................31 5.2 PCI-ISA Bridge Configuration Registers (C0Axx) ...................................................................33 5.3 Legacy Registers .......................................................................................................................42 5.3.1 Miscellaneous Legacy and Fixed IO Address Registers..................................................................... 42 5.3.2 Legacy DMA Controller (DMAC) Registers .....................................................................................44 5.3.3 Legacy Programmable Interval Timer (PIT) Registers ...................................................................... 45 5.3.4 Legacy Programmable Interrupt Controller (PIC) Registers .............................................................. 46 5.3.5 IOAPIC Registers............................................................................................................................. 48 5.3.6 Real-Time Clock Registers ............................................................................................................... 48 5.4 Enhanced IDE Controller Configuration Registers (C1Axx)....................................................49 5.5 Enhanced IDE Controller IO Registers ....................................................................................54 5.6 USB Host Controller Configuration Registers (C4Axx) ...........................................................55 5.7 USB Host Controller Memory-Mapped Registers....................................................................57 5.7.1 Summary.......................................................................................................................................... 57 5.7.2 Implementation-Specific Items ......................................................................................................... 57 5.8 Power Management Configuration Registers (C3Axx) .............................................................58 5.9 System Management IO Mapped Registers (PMxx) .................................................................68 6 Electrical Data......................................................................................................................88 6.1 Absolute Ratings........................................................................................................................88 6.2 Operating Ranges......................................................................................................................88 6.3 DC Characteristics ....................................................................................................................88 6.4 Power dissipation.......................................................................................................................89 6.5 Switching Characteristics ..........................................................................................................89 7 Pin Designations...................................................................................................................89 8 Package Specification...........................................................................................................92 9 Test .......................................................................................................................................93 9.1 High Impedance Mode ..............................................................................................................93 9.2 NAND Tree Mode .....................................................................................................................93 10 Appendixes ........................................................................................................................95 10.1 Appendix A: Glossary ..............................................................................................................95 10.2 Appendix B: References ...........................................................................................................95 10.3 Appendix C: Conventions.........................................................................................................96 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |