Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

MPC8377ECVRAFDA Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc

No. de pieza MPC8377ECVRAFDA
Descripción Electrónicos  PowerQUICC??II Pro Processor Hardware Specifications
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  FREESCALE [Freescale Semiconductor, Inc]
Página de inicio  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8377ECVRAFDA Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button MPC8377ECVRAFDA Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8377ECVRAFDA Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 124 page
background image
MPC8377E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
46
Freescale Semiconductor
Enhanced Secure Digital Host Controller (eSDHC)
This means that clock can be delayed versus data up to 15 ns (external delay line) in ideal case of
tSFSCLKL =20 ns:
tCLK_DELAY + 5 0 < 20 + tDATA_DELAY
tCLK_DELAY < 15 + tDATA_DELAY
11.2.1.3
Full-Speed Write Combined Formula
The following equation is the combined formula to calculate the allowed skew range between the
SD_CLK and SD_DAT/CMD signals on the PCB.
tCLK_DELAY + tIH tSFSKHOX < tSFSCKL + tDATA_DELAY < tSFSCK+ tCLK_DELAY tISU tSFSKHOV
11.2.2
Full-Speed Input Path (Read)
Figure 28 provides the data and command input timing diagram.
Figure 28. Full Speed Input Path
11.2.2.1
Full-Speed Read Meeting Setup (Maximum Delay)
The following equations show how to calculate the allowed combined propagation delay range of the
SD_CLK and SD_DAT/CMD signals on the PCB.
tCLK_DELAY + tDATA_DELAY + tODLY + tSFSIVKH < tSFSCK
tCLK_DELAY + tDATA_DELAY < tSFSCK tODLY tSFSIVKH tINT_CLK_DLY
11.2.2.2
Full-Speed Read Meeting Hold (Minimum Delay)
There is no minimum delay constraint due to the full clock cycle between the driving and sampling of data.
tCLK_DELAY + tOH + tDATA_DELAY > tSFSIXKH
tCLK_DELAY
Output from the
SD CLK at
the Card Pin
SD Card Pins
tSFSIVKH
tSFSIXKH
Driving
Edge
Sampling
Edge
tOH
tDATA_DELAY
tODLY
tSFSCK (Clock Cycle)
(MPC8377E Input Hold)
SD CLK at the
MPC8377E Pin
Input at the
MPC8377E Pins



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com