MPC8377ECVRAFDA datasheet(86/124 Pages) FREESCALE

86 / 124 page

MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Package and Pin Listings

21.3

SerDes Transmitter and Receiver Reference Circuits

Figure 62 shows the reference circuits for SerDes data lane’s transmitter and receiver.

Figure 62. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below in

this document based on the application usage:

•

Section 8, “Ethernet: Enhanced Three-Speed Ethernet (eTSEC)”

•

Section 15, “PCI Express”

•

Section 16, “Serial ATA (SATA)”

Note that an external AC coupling capacitor is required for the above three serial transmission protocols

with the capacitor value defined in specification of each protocol section.

22 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions.

22.1

Package Parameters for the MPC8377E TePBGA II

The package parameters are provided in the following list. The package type is 31 mm

× 31 mm,

689 plastic ball grid array (TePBGA II).

Package outline

31 mm

× 31 mm

Interconnects

689

Pitch

1.00 mm

Module height (typical)

2.0 mm to 2.46 mm (maximum)

Solder Balls

3.5% Ag, 96.5% Sn

Ball diameter (typical)

0.60 mm

Receiver

Transmitter

SD1_TX

n or

SD2_TX

SD1_TX

n or

SD2_TX

SD1_RX

n or

SD2_RX

SD1_RX

n or

SD2_RX

MPC8377ECVRAFDA Datasheet(PDF) 86 Page - Freescale Semiconductor, Inc

MPC8377ECVRAFDA Datasheet(HTML) 86 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL