MPC8535EBVTATH datasheet(67/126 Pages) FREESCALE

67 / 126 page

enhanced Local Bus Controller (eLBC)

MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Table 52 describes the general timing parameters of the local bus interface at BVDD = 2.5 V DC.

Output hold from local bus clock for LAD/LDP

tLBKHOX2

0.7

—

Local bus clock to output high Impedance (except LAD/LDP and LALE)

tLBKHOZ1

—2.5

Local bus clock to output high impedance for LAD/LDP

tLBKHOZ2

—2.5

Note:

1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state)

for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus

timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for

clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect to the

output (O) going invalid (X) or output hold time.

2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.

3. All signals are measured from BVDD/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL

bypass mode to 0.4

× BVDD of the signal in question for 3.3-V signaling levels.

4. Input timings are measured at the pin.

5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through

the component pin is less than or equal to the leakage current specification.

6.tLBOTOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is guaranteed

with LBCR[AHD] = 0.

7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between

complementary signals at BVDD/2.

Table 52. Local Bus General Timing Parameters (BVDD = 2.5 V DC)

Parameter

Configuration Symbol 1

Min

Max

Unit

Notes

Local bus cycle time

—

tLBK

7.5

Local bus duty cycle

—

tLBKH/tLBK

—

LCLK[n] skew to LCLK[m] or LSYNC_OUT

—tLBKSKEW

—

150

Input setup to local bus clock (except LUPWAIT)

—

tLBIVKH1

1.9

—

3, 4

LUPWAIT input setup to local bus clock

—

tLBIVKH2

1.8

—

3, 4

Input hold from local bus clock (except LUPWAIT)

—

tLBIXKH1

1.1

—

3, 4

LUPWAIT input hold from local bus clock

—

tLBIXKH2

1.1

—

3, 4

LALE output transition to LAD/LDP output transition (LATCH

setup and hold time)

—tLBOTOT

1.5

—

Local bus clock to output valid (except LAD/LDP and LALE)

—

tLBKHOV1

—2.4

—

Local bus clock to data valid for LAD/LDP

—

tLBKHOV2

—2.5

Local bus clock to address valid for LAD

—

tLBKHOV3

—2.4

Local bus clock to LALE assertion

—

tLBKHOV4

—2.4

Output hold from local bus clock (except LAD/LDP and LALE)

—

tLBKHOX1

0.8

—

Table 51. Local Bus General Timing Parameters (BVDD = 3.3 V DC) (continued)

Parameter

Symbol 1

Min

Max

Unit

Notes

MPC8535EBVTATH Datasheet(PDF) 67 Page - Freescale Semiconductor, Inc

MPC8535EBVTATH Datasheet(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL