MPC8535EBVTATH datasheet(92/126 Pages) FREESCALE

92 / 126 page

MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

High-Speed Serial Interfaces

Freescale Semiconductor

The following sections describe the SerDes reference clock requirements and some application information.

2.20.2.1

SerDes Reference Clock Receiver Characteristics

Figure 58 shows a receiver reference diagram of the SerDes reference clocks.

•

The supply voltage requirements for X2VDD are specified in Table 2 and Table 3.

•

SerDes Reference Clock Receiver Reference Circuit Structure

— The SDn_REF_CLK and SDn_REF_CLK are internally AC-coupled differential inputs as shown in Figure 58.

Each differential clock input (SDn_REF_CLK or SDn_REF_CLK) has a 50-

Ω termination to SGND (xcorevss)

followed by on-chip AC-coupling.

— The external reference clock driver must be able to drive this termination.

— The SerDes reference clock input can be either differential or single-ended. See the Differential Mode and

Single-ended Mode description below for further detailed requirements.

•

The maximum average current requirement that also determines the common mode voltage range

— When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the

maximum average current allowed for each input pin is 8mA. In this case, the exact common mode input voltage

is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the

following bullet for more detail), since the input is AC-coupled on-chip.

— This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V/50 = 8 mA)

while the minimum common mode input level is 0.1V above SnGND (xcorevss). For example, a clock with a

50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0mA to 16mA

(0–0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800mV with the

common mode voltage at 400mV.

— If the device driving the SDn_REF_CLK and SDn_REF_CLK inputs cannot drive 50

Ω to SnGND (xcorevss)

DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.

•

The input amplitude requirement

— This requirement is described in detail in the following sections.

Figure 58. Receiver of SerDes Reference Clocks

Input

Amp

SDn_REF_CLK

MPC8535EBVTATH Datasheet(PDF) 92 Page - Freescale Semiconductor, Inc