Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ATSAM3N2BA-MU Datasheet(PDF) 39 Page - ATMEL Corporation

No. de pieza ATSAM3N2BA-MU
Descripción Electrónicos  ARM-based Flash MCU
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ATMEL [ATMEL Corporation]
Página de inicio  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATSAM3N2BA-MU Datasheet(HTML) 39 Page - ATMEL Corporation

Back Button ATSAM3N2BA-MU Datasheet HTML 35Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 36Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 37Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 38Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 39Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 40Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 41Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 42Page - ATMEL Corporation ATSAM3N2BA-MU Datasheet HTML 43Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 60 page
background image
39
11011BS–ATARM–22-Feb-12
SAM3N Summary
10.8
SysTick Timer
• 24-bit down counter
• Self-reload capability
• Flexible System timer
10.9
Real-time Timer
• Real-time Timer, allowing backup of time with different accuracies
– 32-bit Free-running back-up Counter
– Integrates a 16-bit programmable prescaler running on slow clock
– Alarm register capable to generate a wake-up of the system through the Shut Down
Controller
10.10 Real Time Clock
• Low power consumption
• Full asynchronous design
• Two hundred year calendar
• Programmable Periodic Interrupt
• Alarm and update parallel load
• Control of alarm and update Time/Calendar Data In
10.11 General Purpose Backup Registers
• Eight 32-bit general-purpose backup registers
10.12 Nested Vectored Interrupt Controller
• Thirty Two maskable external interrupts
• Sixteen priority levels
• Processor state automatically saved on interrupt entry, and restored on
• Dynamic reprioritization of interrupts
• Priority grouping
– selection of pre-empting interrupt levels and non pre-empting interrupt levels
• Support for tail-chaining and late arrival of interrupts
– back-to-back interrupt processing without the overhead of state saving and
restoration between interrupts.
• Processor state automatically saved on interrupt entry and restored on interrupt exit, with no
instruction overhead



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com