Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AS1163 Datasheet(PDF) 46 Page - ams-OSRAM AG

No. de pieza AS1163
Descripción Electrónicos  Standalone intelligent driver
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMSOSRAM [ams-OSRAM AG]
Página de inicio  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS1163 Datasheet(HTML) 46 Page - ams-OSRAM AG

Back Button AS1163 Datasheet HTML 42Page - ams-OSRAM AG AS1163 Datasheet HTML 43Page - ams-OSRAM AG AS1163 Datasheet HTML 44Page - ams-OSRAM AG AS1163 Datasheet HTML 45Page - ams-OSRAM AG AS1163 Datasheet HTML 46Page - ams-OSRAM AG AS1163 Datasheet HTML 47Page - ams-OSRAM AG AS1163 Datasheet HTML 48Page - ams-OSRAM AG AS1163 Datasheet HTML 49Page - ams-OSRAM AG AS1163 Datasheet HTML 50Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 91 page
background image
AS1163
Functional description
Datasheet • PUBLIC • Document Feedback
DS001075 • v2-00 • 2025-Nov-21
46 / 91
/
Table 13: I²C control register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3:0
I2C_INT
I2C_12BITADDR
I2C_NACKACK
I2C_BUSY
I2C_SPEED
Read
Read/write
Read
Read
Read/write
High when
INT pad (B2)
is connected
to GND
Sets 12-bit addressing
mode for I2CREAD
and I2CWRITE
telegrams
Status of ack bit of last
I²C transaction
Set if the last
I²C transaction
was completed
Division factor to set the
speed of the I²C bus
(see formula above)
Within the I2CCFG register only bit 3:0 plus bit 6 can be written, the other bits are read only.
The I2CCFG register allows to check the actual division factor for I²C speed. It is also
recommended to read this register after every I²C operation and check the bit 5 with nack/ack
information: When this is 1, it means that last I²C read or write operation ended with a NACK
from the I²C device so an error occurred, if this bit is 0 the last communication ended correctly
with an ACK.
If bit 4 is still 1, it means that the I²C device is still busy and the last read or write operation is
not finished yet.
Setting bit 6 of I²C control register will enable the use of devices that require 12-bit addressing
via I²C.
Bit 7 will be set if the I²C interrupt pin is low; there is no latching.
6.9
SYNC configuration
When the SYNC_EN bit is set in the CURRENT register, new PWM values are not applied
until a sync signal is received. The sync can be either software, given form the SYNC
command, or hardware, from a toggling of the sync pin. In this last case, also the
SYNC_PIN_EN bit must be set in the OTP.
This functionality is required for display-like applications.
6.9.1
SYNC pin activation
The SYNC pin functionality is activated by a dedicated OTP bit SYNC_PIN_EN (see Table 6).
If the OTP bit is not set, the SYNC telegram can be used instead.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com