AS1163 datasheet(82/91 Pages) AMSOSRAM

82 / 91 page

AS1163

Command and register description

Datasheet • PUBLIC • Document Feedback

DS001075 • v2-00 • 2025-Nov-21

82 / 91

7.13.17

SETADC (0x55)

ADC performs the measurements routine with the settings included into the SETADC

command.

According to the MUX selection, the ADC register is updated with measurement result.

Payload: 8-bit

Broadcast is not allowed.

Answer: No answer.

7.13.18

READI2CCFG (0x56)

Read the I²C configuration/status register (no payload needed). Answer is 8-bit.

Payload: No payload.

Broadcast is not allowed.

Answer: I²C configuration/status register.

Table 37: Format of READI2CCFG register

Addr: 0x56

READI2CCFG

Bit

Bit name

Default

Access

Bit description

I2C_INTERRUPT

0x0

reflects the status of the INT pin (alternative function of

B2)

I2C_12_BIT_ADDR

0x0

This enables the 12 bits address mode for I²C.

NACK_ACK

0x0

Only defined when an I²C transaction is completed (i.e.

when I2C_BUSY is de-asserted). This bit is a copy of the

last ack bit received from the device (as soon as a

device nacks, the I²C transaction is aborted, and this bit

will be asserted).

I2C_BUSY

0x0

When set, the I²C transaction is not yet completed; the

SAID is still actively mastering.

3:0

I2C_SPEED[3:0]

0xC

This value selects the divisor factor for I²C speed. (see

Chapter 6.8.2)

AS1163 Datasheet(PDF) 82 Page - ams-OSRAM AG

AS1163 Datasheet(HTML) 82 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Descarga

Enlace URL