AS1163 datasheet(64/91 Pages) AMSOSRAM

64 / 91 page

AS1163

Command and register description

Datasheet • PUBLIC • Document Feedback

DS001075 • v2-00 • 2025-Nov-21

64 / 91

7.12.15

SYNC (0x0F)

Software sync resulting (see Chapter 6.9) in latching of latest PWM settings, assuming SYNC

has been enabled for the device (SYNC_EN bit is set in the CURRENT register).

The command can be sent to a specific address, or group or broadcast address.

Takes no argument.

7.12.16

I2CREAD (0x18)

Request n bytes (1≤n≤8) of data from a register in an I²C device.

The SAID I²C bridge first asserts I2CCFG.I2C_BUSY. Next, it starts an I²C transaction

consisting of a write segment (with the register address), followed by a read segment (with the

data from that register). When the device does not acknowledge during the write segment, the

transaction is aborted, and I2CCFG.NACK_ACK is asserted. When the device does

acknowledge, the bridge continues with the read segment, which is stopped after the selected

number of bytes (n) has been received (always “succeeds” since the devices no longer sends

acks); then I2CCFG.NACK_ACK is de-asserted. After abort or successful completion

I2CCFG.I2C_BUSY is de-asserted; it would stay asserted as long as the target device pulls

the SCL low (“I²C clock stretching”).

The PSI of the I2CREAD telegram is fixed at 3 (a payload length of 24 bits) for both the 8-bit

mode and the 12-bit mode (see I2CCFG. I2C_12_BIT_ADDR), but the fields are somewhat

different.

In 8-bit addressing, the first byte is the I²C device address (7-bit I²C address plus adding a 0

LSB). The second byte is the I²C register address from where the read starts. Last 4 bits of the

third byte indicate the number of bytes to read (n, with value 1 to 8).

Figure 24: I2CREAD 8-bit addressing

If 12-bit addressing is asserted (I2CCFG. I2C_12_BIT_ADDR), the first byte is the I²C device

address (7-bits with appended 0) and the second and third bytes form the 12-bit I²C register

address from where the read starts. The I²C write segment is 16 bits, prepending 0b0000. The

last 4 bits of the third byte indicate the number of bytes to read (n, with value 1 to 8).

AS1163 Datasheet(PDF) 64 Page - ams-OSRAM AG