REV. C

–46–

ADT7463

Table XXVII. XOR Tree Test Enable

Register Address

R/W*

Description

Power-On Default

0x6F

Read/Write

XOR Tree Test Enable Register

0x00

<0>

XEN

If the XEN bit is set to 1, the device enters the XOR Tree Test Mode. Clearing the bit

removes the device from the XOR Test Mode.

<7:1>

Reserved

Unused. Do not write to these bits.

*This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register will have no effect.

Table XXVIII. Remote 1 Temperature Offset

Register Address

R/W*

Description

Power-On Default

0x70

Read/Write

Remote 1 Temperature Offset

0x00

<7:0>

Read/Write

Allows a twos complement offset value to be automatically added to or subtracted from

the Remote 1 Temperature reading. This is to compensate for any inherent system offsets

such as PCB trace resistance. LSB value = 0.25

°C.

*This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register will have no effect.

Table XXIX. Local Temperature Offset

Register Address

R/W*

Description

Power-On Default

0x71

Read/Write

Local Temperature Offset

0x00

<7:0>

Read/Write

Allows a twos complement offset value to be automatically added to or subtracted from

the local temperature reading. LSB value = 0.25

°C.

*This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register will have no effect.

Table XXX. Remote 2 Temperature Offset

Register Address

R/W*

Description

Power-On Default

0x72

Read/Write

Remote 2 Temperature Offset

0x00

<7:0>

Read/Write

Allows a twos complement offset value to be automatically added to or subtracted from

the Remote 2 Temperature reading. This is to compensate for any inherent system off-

sets such as PCB trace resistance. LSB value = 0.25

°C.

*This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register will have no effect.

Rev. 4 | Page 46 of 52 | www.onsemi.com