AD9880SLASHPCB datasheet(40/64 Pages) AD

40 / 64 page

AD9880

Rev. 0 | Page 40 of 64

0x13

7-0

Precoast

This register allows the internally generated Coast

signal to be applied prior to the Vsync signal. This is

necessary in cases where pre-equalization pulses are

present. The step size for this control is one Hsync

period. For Precoast to work correctly, it is necessary

for the Vsync filter (0x21, Bit 5) and sync processing

filter (0x21 Bit 7) both to be either enabled or

disabled. The power-up default is 0.

0x14

7-0

Postcoast

This register allows the internally generated Coast

signal to be applied following the Vsync signal. This is

necessary in cases where post-equalization pulses are

present. The step size for this control is one Hsync

period. For Postcoast to work correctly, it is necessary

for the Vsync filter (0x21, Bit 5) and sync processing

filter (0x21, Bit 7) both to be either enabled or

disabled. The power-up default is 0.

STATUS OF DETECTED SIGNALS

0x15

Hsync0 Detection Bit

Indicates if Hsync0 is active. This bit is used to

indicate when activity is detected on the Hsync0 input

pin. If Hsync is held high or low, activity is not

detected. The sync processing block diagram shows

where this function is implemented. 0 = Hsync0 not

active. 1 = Hsync0 is active.

Table 15. Hsync0 Detection Results

Detect

Result

No activity detected

Activity detected

0x15

Hsync1 Detection Bit

Indicates if Hsync1 is active. This bit is used to indi-

cate when activity is detected on the Hsync1 input pin.

If Hsync is held high or low, activity is not detected.

The sync processing block diagram shows where this

function is implemented. 0 = Hsync1 not active.

1 = Hsync1 is active.

Table 16. Hsync1 Detection Result

Detect

Result

No activity detected

Activity detected

0x15

Vsync0 Detection Bit

Indicates if Vsync0 is active. This bit is used to

indicate when activity is detected on the Vsync0 input

pin. If Vsync is held high or low, activity is not

detected. The sync processing block diagram shows

where this function is implemented. 0 = Vsync0 not

active. 1 = Vsync0 is active.

Table 17. Vsync0 Detection Results

Detect

Result

No activity detected

Activity detected

0x15

Vsync1 Detection Bit

Indicates if Vsync1 is active. This bit is used to

indicate when activity is detected on the Vsync1 input

pin. If Vsync is held high or low, activity is not

detected. The sync processing block diagram shows

where this function is implemented. 0 = Vsync1 not

active. 1 = Vsync1 is active.

Table 18. Vsync1 Detection Results

Detect

Result

No activity detected

Activity detected

0x15

SOG0 Detection Bit

Indicates if SOG0 is active. This bit is used to indicate

when activity is detected on the SOG0 input pin. If

SOG is held high or low, activity is not detected. The

sync processing block diagram shows where this

function is implemented. 0 = SOG0 not active.

1 = SOG0 is active.

Table 19. SOG0 Detection Result

Detect

Result

No activity detected

Activity detected

0x15

SOG1 Detection Bit

Indicates if SOG1 is active. This bit is used to indicate

when activity is detected on the SOG1 input pin. If

SOG is held high or low, activity is not detected. The

sync processing block diagram shows where this

function is implemented. 0 = SOG1 not active.

1 = SOG1 is active.

Table 20. SOG1 Detection Results

Detect

Result

No activity detected

Activity detected

AD9880/PCB Datasheet(PDF) 40 Page - Analog Devices

AD9880/PCB Datasheet(HTML) 40 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Descarga

Enlace URL