PM0215 datasheet(44/91 Pages) STMICROELECTRONICS

44 / 91 page

The STM32 Cortex-M0 instruction set

PM0215

44/91

Doc ID 022979 Rev 1

3.4.3

LDR and STR, register offset

Load and store with register offset.

Syntax

LDR Rt, [Rn, Rm]

LDR<B|H> Rt, [Rn, Rm]

LDR<SB|SH> Rt, [Rn, Rm]

STR Rt, [Rn, Rm]

STR<B|H> Rt, [Rn, Rm]

where:

●

‘Rt’ is the register to load or store

●

‘Rn’ is the register on which the memory address is based

●

‘Rm’ is a register containing a value to be used as the offset

Operation

LDR, LDRB, LDRH, LDRSB and LDRSH load the register specified by Rt with either a word,

zero extended byte, zero extended halfword, sign extended byte or sign extended halfword

value from memory.

STR, STRB and STRH store the word, least-significant byte or lower halfword contained in

the single register specified by Rt into memory.

The memory address to load from or store to is is the sum of the values in the registers

specified by Rn and Rm.

Restrictions

In these instructions:

●

Rt, Rn and Rm must only specify R0-R7

●

The computed memory address must be divisible by the number of bytes in the load or

store, see Address alignment on page 39

Condition flags

These instructions do not change the flags.

Examples

STR

R0, [R5, R1]

; Store value of R0 into an address equal to

; sum of R5 and R1

LDRSH R1, [R2, R3]

; Load a halfword from the memory address

; specified by (R2 + R3), sign extend to 32-bits

; and write to R1.

PM0215 Datasheet(PDF) 44 Page - STMicroelectronics

PM0215 Datasheet(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Descarga

Enlace URL