MPC8535ECVTATH datasheet(25/126 Pages) FREESCALE

25 / 126 page

Power Sequencing

MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

2.1.3

Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

2.2

Power Sequencing

The MPC8535E requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These

requirements are as follows for power up:

VDD_PLAT, VDD_CORE (if POWER_EN is not used to control VDD_CORE), AVDD, BVDD, LVDD, OVDD,

SVDD,S2VDD, TVDD, XVDD and X2VDD

[Wait for POWER_EN to assert], then VDD_CORE (if POWER_EN is used to control VDD_CORE)

GVDD

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered

sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step

reach 10% of theirs.

In order to guarantee MCKE low during power-up, the above sequencing for GVDD is required. If there is no concern about any

of the DDR signals being in an indeterminate state during power-up, then the sequencing for GVDD is not required.

From a system standpoint, if any of the I/O power supplies ramp prior to the VDD platform supply, the I/Os associated with

that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

During the Deep Sleep state, the VDD core supply is removed. But all other power supplies remain applied. Therefore, there is

no requirement to apply the VDD core supply before any other power rails when the silicon waking from Deep Sleep.

Table 4. Output Drive Capability

Driver Type

Programmable

Output Impedance

(

Ω)

Supply

Voltage

Notes

Local bus interface utilities signals

BVDD = 3.3 V

BVDD = 2.5 V

45(default)

125

BVDD = 3.3 V

BVDD = 2.5 V

BVDD = 1.8 V

PCI signals

OVDD = 3.3 V

42 (default)

DDR2 signal

32 (half strength mode)

GVDD = 1.8 V

DDR3 signal

40 (half strength mode)

GVDD = 1.5 V

TSEC signals

LVDD = 2.5/3.3 V

—

DUART, system control, JTAG

OVDD = 3.3 V

—

I2C

150

OVDD = 3.3 V

—

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI1_GNT1 signal at reset.

3. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at Tj = 105°C and at GVDD (min)

MPC8535ECVTATH Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc

MPC8535ECVTATH Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL