MPC8535ECVTATH datasheet(49/126 Pages) FREESCALE

49 / 126 page

Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management

MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Figure 23 shows the TBI receive AC timing diagram.

Figure 23. TBI Receive AC Timing Diagram

2.9.2.5

TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface.

In single-clock TBI mode, when a 125-MHz TBI receive clock is supplied on TSECn pin (no receive clock is used on in this

mode, whereas for the dual-clock mode this is the PMA0 receive clock). The 125-MHz transmit clock is applied on the in all

TBI modes.

A summary of the single-clock TBI mode AC specifications for receive appears in Table 34.

Table 34. TBI single-clock Mode Receive AC Timing Specification

At recommended operating conditions with LVDD/TVDD of 3.3 V ± 5%

Parameter/Condition

Symbol

Min

Typ

Max

Unit

RX_CLK clock period

tTRR

7.5

8.0

8.5

RX_CLK duty cycle

tTRRH

RX_CLK peak-to-peak jitter

tTRRJ

——

250

Rise time RX_CLK (20%–80%)

tTRRR

——

1.0

Fall time RX_CLK (80%–20%)

tTRRF

——

1.0

RCG[9:0] setup time to RX_CLK rising edge

tTRRDV

2.0

——ns

RCG[9:0] hold time to RX_CLK rising edge

tTRRDX

1.0

——ns

TBI Receive Clock 1

RCG[9:0]

tTRX

tTRXH

tTRXR

tTRXF

tTRDVKH

TBI Receive Clock 0

tTRDXKH

tTRDVKH

tTRDXKH

tSKTRX

tTRXH

Valid Data

(TSECn_TX_CLK)

(TSECn_RX_CLK)

MPC8535ECVTATH Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc

MPC8535ECVTATH Datasheet(HTML) 49 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL