Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AS3525 Datasheet(PDF) 45 Page - ams AG

No. de pieza AS3525
Descripción Electrónicos  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMSCO [ams AG]
Página de inicio  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Datasheet(HTML) 45 Page - ams AG

Back Button AS3525 Datasheet HTML 41Page - ams AG AS3525 Datasheet HTML 42Page - ams AG AS3525 Datasheet HTML 43Page - ams AG AS3525 Datasheet HTML 44Page - ams AG AS3525 Datasheet HTML 45Page - ams AG AS3525 Datasheet HTML 46Page - ams AG AS3525 Datasheet HTML 47Page - ams AG AS3525 Datasheet HTML 48Page - ams AG AS3525 Datasheet HTML 49Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
45
- 194
Watchdog control register, WdogControl
This is a read/write register that enables the software to control the watchdog unit.
Table 23 watchdog control register
Name
Base
Default
WdogControl
AS3525_WDT_BASE
0x04
Watchdog Control Register
Offset: 0x08
Bit
Bit Name
Default
Access
Bit Description
1
RESEN
0
R/W
Enable Watchdog reset output (WDOGRES). Acts as a mask
for the reset output.
0: disable the reset
1: enable the reset
0
INTEN
0
R/W
Enable the interrupt event (WDOGINT).
0: disable the counter and interrupt
1: enable the counter and interrupt
Watchdog clear interrupt register, WdogIntClr
A write of any value to this location clears the watchdog interrupt, and reloads the counter from the value in WdogLoad.
Raw interrupt status register, WdogRIS
This register indicates the raw interrupt status from the counter. This value is ANDed with the inerrupt enable bit from the control register to create
the masked interrupt, which is passed to the interrupt output pin.
Table 24 watchdog raw interrupt status register
Name
Base
Default
WdogRIS
AS3525_WDT_BASE
Watchdog interrupt status register
Offset: 0x10
Bit
Bit Name
Default
Access
Bit Description
0
Watchdog Interrupt
R
Enabled interrupt status from the counter
Interrupt status register, WdogMIS
This register indicates the masked interrupt status from the counter. This value is the logical AND of the raw interrupt status with the INTEN bit from
the control register, and is the same value which is passed to the interrupt output pin.
Name
Base
Default
WdogMIS
AS3525_WDT_BASE
Watchdog raw interrupt status register
Offset: 0x14
Bit
Bit Name
Default
Access
Bit Description
0
Raw Watchdog
Interrupt
R
Raw interrupt status from the counter
Table 25 watchdog interrupt status register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com