Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AS3525 Datasheet(PDF) 53 Page - ams AG

No. de pieza AS3525
Descripción Electrónicos  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMSCO [ams AG]
Página de inicio  http://www.ams.com
Logo AMSCO - ams AG

AS3525 Datasheet(HTML) 53 Page - ams AG

Back Button AS3525 Datasheet HTML 49Page - ams AG AS3525 Datasheet HTML 50Page - ams AG AS3525 Datasheet HTML 51Page - ams AG AS3525 Datasheet HTML 52Page - ams AG AS3525 Datasheet HTML 53Page - ams AG AS3525 Datasheet HTML 54Page - ams AG AS3525 Datasheet HTML 55Page - ams AG AS3525 Datasheet HTML 56Page - ams AG AS3525 Datasheet HTML 57Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
53
- 194
GPIO interrupt event register
Table 33 GPIO interrupt event register
Name
Base
Default
GPIO1_IEV
GPIO2_IEV
GPIO3_IEV
GPIO4_IEV
AS3525_GPIO1_BASE
AS3525_GPIO2_BASE
AS3525_GPIO3_BASE
AS3525_GPIO4_BASE
0xC80B0000
0xC80C0000
0xC80D0000
0xC80E0000
GPIO interrupt event register
Offset: 0x40C
Bits set to HIGH configure the corresponding pin to detect rising edges or high levels,
depending on the corresponding bit value in GPIO interrupt sense register (GPIO1_IS,
…). Clearing a bit configures the pin to detect falling edges or low levels, depending
on the corresponding bit value in GPIO interrupt sense register (GPIO1_IS, …). All bits
are cleared by a reset.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO interrupt event
register
00000000
RW
0: falling edges, or low levels on corresponding pin trigger
interrupts.
1: rising edges, or high levels on corresponding pin trigger
interrupts.
GPIO interrupt mask register
Table 34 GPIO interrupt mask register
Name
Base
Default
GPIO1_IE
GPIO2_IE
GPIO3_IE
GPIO4_IE
AS3525_GPIO1_BASE
AS3525_GPIO2_BASE
AS3525_GPIO3_BASE
AS3525_GPIO4_BASE
0xC80B0000
0xC80C0000
0xC80D0000
0xC80E0000
GPIO interrupt mask register
Offset: 0x410
Bits set to HIGH allow the corresponding pins to trigger their individual interrupts and
the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All
bits are cleared by a reset.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO interrupt mask
register
00000000
RW
0: corresponding pin interrupt is masked.
1: corresponding pin interrupt is not masked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com