AS3525 datasheet(62/194 Pages) AMSCO

62 / 194 page

AS3525-A/-B C22O22

Data Sheet, Confidential

www.austriamicrosystems.com

Revision 1.13

- 194

Table 46 I2S input status register

Name

Base

Default

I2SIN_STATUS

AS3525_I2SIN_BASE

0x00

Status register

Offset: 0x000C

The status register is a read-only register. A read to this register returns the value

of the raw status bits AND’ed with the corresponding mask of enable bits set in the

mask register.

Bit

Bit Name

Default

Access

Bit Description

stereo24_status

Status of write interface for 24 bit stereo mode

0: left audio sample will be transferred next

1: right audio sample will be transferred next

I2SIN_PUER

1 if FIFO PUSH error

I2SIN_POE

1 if FIFO POP is empty

I2SIN_POAE

1 if FIFO POP is almost empty

I2SIN_POHF

1 if FIFO POP is half full

I2SIN_POAF

1 if FIFO POP is almost full

I2SIN_POF

1 if FIFO POP is full

I2SIN_POER

1 if FIFO POP error

Table 47 I2S Input interrupt clear register

Name

Base

Default

I2SIN_CLEAR

AS3525_I2SIN_BASE

0x00

Interrupt clear register

Offset: 0x0010

The interrupt clear register is a write-only register. The corresponding static status

bit can be cleared by writing a 1 to the corresponding bit in the clear register. All

other interrupt flags are level interrupts depending on the status of the FIFO. The

bits are de-asserted depending on the FIFO controller.

Bit

Bit Name

Default

Access

Bit Description

reserved

I2SIN_clear_puer

Clear PUSH error interrupt flag

5:1

reserved

I2SIN_clear_poer

Clear POP error interrupt flag

I2SIN_DATA

The I2SINIF provides a single 32 bit wide data register. The register is used to read the audio samples from FIFO. If 14 bit mode is selected, both

the left and right data are made available in the same register. Otherwise in the 24 bit mode the left and right data are provided through the same

register alternatively. The stereo24_status bit in the I2SIN_STATUS register provides information which channel’s data will be provided next. The

14bit_mode bit in the I2SIN_CONTROL register defines how the values are read from the FIFO.

AS3525 Datasheet(PDF) 62 Page - ams AG

AS3525 Datasheet(HTML) 62 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL