UPD17708 datasheet(266/356 Pages) NEC

266 / 356 page

266

µPD17704, 17705, 17707, 17708, 17709

17.5 PLL Disabled Status

The PLL frequency synthesizer stops (is disabled) while the CE pin is low.

Likewise, it also stops when PLL disabled status is selected by the PLL reference frequency register (RF address

11H).

Table 17-1 shows the operation of each block in the PLL disabled status.

When the VCOL and VCOH pins are disabled by the PLL mode selection register, only the VCOL and VCOH pins

are internally pulled down, and the other blocks operate.

Because the PLL frequency selection register and PLL mode selection register are not initialized at CE reset (hold

the previous status), these registers return to the previous status when the CE pin has gone low, the PLL frequency

synthesizer has been disabled, and then CE pin has gone high.

To disable the PLL frequency synthesizer at CE reset, initialize these registers in software.

At power-ON reset, the PLL frequency synthesizer is disabled.

Table 17-1. Operation of Each Block under Each PLL Disable Condition

Condition

CE Pin = Low Level

CE Pin = High Level

(PLL disabled)

PLL reference frequency

PLL mode selection

selection register = 1111B

Each Block

(PLL disabled)

(VCOH and VCOL disabled)

VCOL, VCOH pins

Internally pulled down

Programmable divider

Division stopped

Operates

Reference frequency generator

Output stopped

Operates

Phase comparator

Output stopped

Operates

Charge pump

Error out pins are floated

Operates.

However, usually outputs

low level because no

signal is input

UPD17708 Datasheet(PDF) 266 Page - NEC

UPD17708 Datasheet(HTML) 266 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL