| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
UPD17708 Datasheet(PDF) 76 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17708 Datasheet(HTML) 76 Page - NEC |
|
76 / 356 page ![]() µPD17704, 17705, 17707, 17708, 17709 76 Table 8-1. Peripheral Hardware Control Functions of Control Registers (7/8) Peripheral Control Register Peripheral Hardware Control Function At Reset Clock Hardware Name Address Read/ Function Set value Power- WDT CE Stop Write Symbol ON & SP reset 01 reset reset Interrupt INT0 pin interrupt 3EH R/W INT0 Detects INT0 pin status Low level High level UUUU request 0 Fixed to “0” 0 0 Retained Retained 0 IRQ0 Detects INT0 pin interrupt request No interrupt request Interrupt request CE pin interrupt 3FH R CE Detects CE pin status Low level High level UUUU request 0 Fixed to “0” 0000 CECNTSTT Detects CE reset counter status Stops Operates R/W IRQCE Detects CE pin interrupt request No interrupt request Interrupt request 00 R R IF FCG channel 20H R/W 0 Fixed to “0” 0000 counter selection 0 FCGCH1 Sets pin to be used as FCG FCGCH0 IF counter gate 21H R 0 Fixed to “0” 0000 status detection 0 0 IFCGOSTT Detects IF counter gate status Closed Open IF counter 22H R/W IFCMD1 Sets IF counter mode 0000 mode selection IFCMD0 IFCCK1 Sets IF counter gate time and IFCCK0 FCG count frequency IF counter 23H W 0 Fixed to “0” 0000 control 0 IFCSTRT Starts or stops IF counter Nothing affected Starts counter IFCRES Resets IF counter data Nothing affected Starts counter A/D A/D converter 24H R/W 0 Fixed to “0” 0 0 Retained Retained converter channel ADCCH2 Selects pin used for A/D converter selection ADCCH1 ADCCH0 A/D converter 25H R/W 0 Fixed to “0” 0000 mode selection ADCMD Selects comparison mode of Software mode Hardware mode Retained Retained A/D converter R ADCSTT Detects operating status of Conversion ends Converting 0 0 A/D converter ADCCMP Detects comparison result of VADCREF > VADCIN VADCREF < VADCIN 0 Retained A/D converter U: Undefined R: Retained 00 1 1 FCG FCG0 FCG1 Setting not used pin pin prohibited 01 0 1 0011 FCG AMIFC FMIFC AMIFC2 0101 0 011 1ms, 4 ms, 8 ms, Open, 1 kHz 100 kHz 900 kHz Setting prohibited 0 101 0: A/D converter not used 1: P0D0/AD0 pin 2: P0D1/AD1pin 3: P0D2/AD2 pin 4: P0D3/AD3 pin 5: P1C2/AD4 pin 6: P1C3/AD5 pin 7: Setting prohibited b3 b2 b1 b0 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |