UPD17708 datasheet(22/356 Pages) NEC

No. de pieza	UPD17708

Descripción Electrónicos	4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

PDF	356 Pages

Scroll/Zoom	100%

Fabricante Electrónico	NEC [NEC]

Página de inicio	http://www.nec.com/

Logo

22 / 356 page

µPD17704, 17705, 17707, 17708, 17709

Table 1-1. Connections of Unused Pins (2/2)

Pin Name

I/O Mode

Recommended Connections of Unused Pins

Port pin

P3A3-P3A0

I/ONote 2

Set in general-purpose input port mode by software and

P3B3-P3B0

individually connect to VDD or GND via resistorNote 1.

P3C3-P3C0

P3D3-P3D0

Pins other

Input

Connect to VDD via resistorNote 1.

than port

EO1

Output

Open

pins

EO0

INT0-INT2

Input

Individually connect to GND via resistorNote 1.

RESET

Input

Connect to VDD via resistorNote 1.

TEST

–

Directly connect to GND.

VCOH

Input

Disable PLL via software and open.

VCOL

Notes 1. If a pin is externally pulled up (connected to VDD via resistor) or pulled down (connected to GND

via resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the

current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-

down resistor is several 10 k

Ω, though it depends on the application circuit.

2. The I/O ports are set in the general-purpose input port mode at power-ON reset, when reset by

the RESET pin, or when reset due to overflow or underflow of the watchdog timer or the stack.

UPD17708 Datasheet(PDF) 22 Page - NEC

UPD17708 Datasheet(HTML) 22 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL