| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
S25FL256SDPNFAQ Datasheet(PDF) 32 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
S25FL256SDPNFAQ Datasheet(HTML) 32 Page - Cypress Semiconductor |
|
32 / 149 page ![]() Document Number: 001-98283 Rev. *M Page 31 of 148 S25FL128S/S25FL256S 5.4 SDR AC Characteristics Notes: 1. Only applicable as a constraint for WRR instruction when SRWD is set to a 1. 2. Full VCC range (2.7 - 3.6V) and CL = 30 pF. 3. Regulated VCC range (3.0 - 3.6V) and CL = 30 pF. 4. Regulated VCC range (3.0 - 3.6V) and CL = 15 pF. 5. ±10% duty cycle is supported for frequencies 50 MHz. 6. Maximum value only applies during Program/Erase Suspend/Resume commands. Table 12. AC Characteristics (Single Die Package, VIO = VCC 2.7V to 3.6V) Symbol Parameter Min Typ Max Unit FSCK, R SCK Clock Frequency for READ and 4READ instructions DC 50 MHz FSCK, C SCK Clock Frequency for single commands as shown in Table 45 on page 67 (4) DC 133 MHz FSCK, C SCK Clock Frequency for the following dual and quad commands: DOR, 4DOR, QOR, 4QOR, DIOR, 4DIOR, QIOR, 4QIOR DC 104 MHz FSCK, QPP SCK Clock Frequency for the QPP, 4QPP commands DC 80 MHz PSCK SCK Clock Period 1/ FSCK tWH, tCH Clock High Time (5) 45% PSCK ns tWL, tCL Clock Low Time (5) 45% PSCK ns tCRT, tCLCH Clock Rise Time (slew rate) 0.1 V/ns tCFT, tCHCL Clock Fall Time (slew rate) 0.1 V/ns tCS CS# High Time (Read Instructions) CS# High Time (Program/Erase) 10 50 ns tCSS CS# Active Setup Time (relative to SCK) 3 ns tCSH CS# Active Hold Time (relative to SCK) 3 3000 (6) ns tSU Data in Setup Time 1.5 ns tHD Data in Hold Time 2 ns tV Clock Low to Output Valid 8.0 (2) 7.65 (3) 6.5 (4) ns tHO Output Hold Time 2 ns tDIS Output Disable Time 0 8 ns tWPS WP# Setup Time 20 (1) ns tWPH WP# Hold Time 100 (1) ns tHLCH HOLD# Active Setup Time (relative to SCK) 3 ns tCHHH HOLD# Active Hold Time (relative to SCK) 3 ns tHHCH HOLD# Non Active Setup Time (relative to SCK) 3 ns tCHHL HOLD# Non Active Hold Time (relative to SCK) 3 ns tHZ HOLD# enable to Output Invalid 8 ns tLZ HOLD# disable to Output Valid 8 ns |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |