| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
UPD17708 Datasheet(PDF) 146 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17708 Datasheet(HTML) 146 Page - NEC |
|
146 / 356 page ![]() µPD17704, 17705, 17707, 17708, 17709 146 Figure 12-21. Configuration of Interrupt Edge Selection Register (2/2) Caution The external input is delayed about 100 ns. Note that an interrupt request signal may be issued at the time when the interrupt request issuance edge is switched by the interrupt edge selection flags (IEG0 through IEG4). As indicated in the table 12-3, for example, if the IEG0 flag is set to “1” (falling edge), the high level is input from the INT0 pin and the IEG0 flag is reset to “0”, the edge detection circuit judges that the rising edge is input and an interrupt request is issued. Name Flag symbol b3 0 b2 I E G 2 b1 I E G 1 b0 I E G 0 Address 1FH Read/Write R/W Interrupt edge selection 2 Power-ON reset WDT&SP reset CE reset Clock stop 00 0 0 0 0 0 0 1 Rising edge Falling edge Selects input edge to issue interrupt request (INT0 pin) Rising edge Falling edge Selects input edge to issue interrupt request (INT1 pin) Rising edge Falling edge Selects input edge to issue interrupt request (INT2 pin) Fixed to “0” 0 1 0 1 Retained Retained |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |