UPD17708 datasheet(257/356 Pages) NEC

No. de pieza	UPD17708

Descripción Electrónicos	4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

PDF	356 Pages

Scroll/Zoom	100%

Fabricante Electrónico	NEC [NEC]

Página de inicio	http://www.nec.com/

Logo

257 / 356 page

257

µPD17704, 17705, 17707, 17708, 17709

Figure 17-3. Configuration of PLL Mode Selection Register

17.2.2 Outline of each division mode

(1) Direct division mode (MF)

In this mode, the VCOL pin is used.

The VCOH pin is pulled down.

In this mode, only the programmable counter is used for frequency division.

(2) Pulse swallow mode (HF)

In this mode, the VCOL pin is used.

The VCOH pin is pulled down.

In this mode, the swallow counter and programmable counter are used for frequency division.

Name

Flag symbol

Address

10H

Read/Write

R/W

PLL mode selection

Power-ON reset

WDT&SP reset

CE reset 1

Clock stop

Disables VCOL and VCOH pins

Direct division (VCOL pin, MF mode)

Pulse swallow (VCOH pin, VHF mode)

Pulse swallow (VCOL pin, HF mode)

Selects division mode of PLL frequency synthesizer

U: Undefined

R: Retained

Fixed to 0

Clears least significant bit to 0

Sets least significant bit to 1

Selects least significant bit of swallow counter

UPD17708 Datasheet(PDF) 257 Page - NEC