STLC5466 datasheet(16/130 Pages) STMICROELECTRONICS

16 / 130 page

STLC5466

16/130

Kbit/s then TDM2 or/and TDM3 are not available

externally they are used internally to perform the

function.

See figure: Downstream switching at 32 kb/s.

See figure: Upstream switching at 32 kb/s.

III.1.8 - Switching at 16 Kbit/s

The TDM4 and TDM5 can be GCI multiplexes.

Each GCI multiplex comprises 8 GCI channels.

Each GCI channel comprises one D channel at 16

Kbit/s. See figure: GCI channel definition, GCI

Synchro signal delivered by the Multi-HDLC

It is possible to switch the contents of 16 D chan-

nels from the 16 GCI channels to 4 timeslots of the

256 output timeslots.

In the other direction the contents of an selected

timeslot is automatically switched to 4 D channels

at 16 Kbit/s.

See Connection Memory Data Register CMDR

(0E)H.

III.2 - HDLC CONTROLLER

III.2.1 - Function description

Two independent HDLC controllers allow to proc-

ess 64 channels.

Each internal HDLC controller can run up to 32

channels in a conventional HDLC mode or in a

transparent (non-HDLC) mode (configurable per

channel).

Each channel bit rate is programmable from 4kbit/

s to 64kbit/s. All the configurations are also possi-

ble from 32 channels (from 4 to 64 kbit/s) to one

channel at 2 Mbit/s.

– First HDLC controller

In reception for the first HDLC controller, the con-

tents of each time slot can directly come from the

input TDM DIN8 (direct HDLC Input) or from any

other TDM input after switching towards the output

7 of the matrix (configurable per time slot).

In transmission, the HDLC frames are sent on the

output DOUT6 and on the output CB1 (with or

without contention mechanism), or are switched

towards the other TDM output via the input 7 of the

matrix.

– Second HDLC controller

In reception for the second HDLC controller, the

contents of each time slot can directly come from

the input TDM DIN9 (direct HDLC Input) or from

any other TDM input after switching towards the

output 6 of the matrix (configurable per time slot).

In transmission, the HDLC frames are sent on the

output DOUT7 and on the output CB2 (with or

without contention mechanism), or are switched

towards the other TDM output via the input 6 of the

matrix.

III.2.1.1 - Format of the HDLC Frame

The format of an HDLC frame is the same in re-

ceive and transmit direction and shown here after.

III.2.1.2 - Composition of an HDLC Frame

– Opening Flag

– One or two bytes for address recognition (recep-

tion) and insertion (transmission)

– Data bytes with bit stuffing

– Frame Check Sequence: CRC with polynomial

G(x) = x16 +x12+x5+1

– Closing Flag.

III.2.1.3 - Description and Functions of the

HDLC Bytes

–FLAG

The binary sequence 01111110 marks the be-

ginning and the end of the HDLC Frame.

Note: In reception, three possible flag configura-

tion are allowed and correctly detected:

- two normal consecutive flags:

...01111110 01111110...

- two consecutive flags with a “0” common:

...011111101111110...

- a global common flag:...01111110...

this flag is the closing flag for the current frame

and the opening flag for the next frame

– ABORT

The binary sequence 1111111 marks an Abort

command.

In reception, seven consecutive 1’s, inside a

message, are detected as an abort command

and generates an interrupt to the host.

In transmit direction, an abort is sent upon com-

mand of the micro-processor. No ending flag is

expected after the abort command.

Opening Flag

Address Field (first byte)

Address Field (second byte)

Command Field (first byte)

Command Field (second byte)

Data (first byte)

Data (optional)

Data (last byte)

FCS (first byte)

FCS (second byte)

Closing Flag

STLC5466 Datasheet(PDF) 16 Page - STMicroelectronics

STLC5466 Datasheet(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL