Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STLC5466 Datasheet(PDF) 60 Page - STMicroelectronics

No. de pieza STLC5466
Descripción Electrónicos  64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5466 Datasheet(HTML) 60 Page - STMicroelectronics

Back Button STLC5466 Datasheet HTML 56Page - STMicroelectronics STLC5466 Datasheet HTML 57Page - STMicroelectronics STLC5466 Datasheet HTML 58Page - STMicroelectronics STLC5466 Datasheet HTML 59Page - STMicroelectronics STLC5466 Datasheet HTML 60Page - STMicroelectronics STLC5466 Datasheet HTML 61Page - STMicroelectronics STLC5466 Datasheet HTML 62Page - STMicroelectronics STLC5466 Datasheet HTML 63Page - STMicroelectronics STLC5466 Datasheet HTML 64Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 130 page
background image
STLC5466
60/130
VI.33 - General Configuration Register 2
GCR2 (42)H
bit15
bit8
bit7
bit0
Nu
Nu
Nu
Nu
Nu
Nu
Nu
Nu
Nu
SWAP
D6
BYP
NINIT
0
MC1
MC0
After reset (0000)H id 512ms
MC0/1 :
Master Clock0/1
MC0/1: these two bits take into account the signal applied on MCLK pin. So whatever the fre-
quency may be, the internal circuit operates with the appropriate internal clock and the exchang-
es between Multi-HDLC and SDRAM are at the Master Clock frequency.
The duration of the pulse named token ring is equal to the period of master clock applied
to MCLK pin.
NINIT : NOT INIT
NINIT=1; when the microprocessor writes the SDRAM register with NINIT=1, the SDRAM will
not be initialized.
NINIT=0; when the microprocessor writes the SDRAMR register with NINIT=0, the SDRAM will
be initialized in accordance with LT0/2 bits (of SDRAMR).
In case of several Multi-HDLC’s connected to the same memory, only one of them initializes and
refreshes the SDRAM.
So the GCR2 registers of these Multi-HDLC’s are same contents except this bit which initializes
the SDRAM.
BYP
: BYPASS
BYPASS=1; the write FIFO and the read fetch memory located in the microprocessor interface
are bypassed.
BYPASS=0; the write FIFO and the read fetch memory located in the microprocessor interface
are used when the microprocessor accesses the shared memory.
D6
: HDLC2 connected to MATRIX
D6=1, the transmit HDLC2 is connected to matrix input 6, the DIN6 signal is ignored.
MC1
MC0
Signal applied on MCLK pin
Exchanges between Multi-HDLC and
SDRAM with common clock at
0
0
66MHz
66MHz
0
1
50MHz
50MHz
1
0
33MHz
33MHz
1
1
Not used
Not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com