 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CC1021-RTR1 Datasheet(PDF) 74 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1021-RTR1 Datasheet(HTML) 74 Page - Texas Instruments |
|
|
74 / 91 page  Not Recommended for New Designs NRND CC1021 SWRS045D – JANUARY 2006 – REVISED JANUARY 2015 www.ti.com Table 5-47. MATCH Register (1Dh) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE MATCH[7:4] RX_MATCH[3:0] 0 — Selects matching capacitor array value for RX. Each step is approximately 0.4 pF. MATCH[3:0] TX_MATCH[3:0] 0 — Selects matching capacitor array value for TX. Each step is approximately 0.4 pF. Table 5-48. PHASE_COMP Register (1Eh) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE PHASE_COMP[7:0] PHASE_COMP[7:0] 0 — Signed compensation value for LO I/Q phase error. Used for image rejection calibration. –128: approx. –6.2° adjustment between I and Q phase –1: approx. –0.02° adjustment between I and Q phase 0: approx. +0.02° adjustment between I and Q phase 127: approx. +6.2° adjustment between I and Q phase Table 5-49. GAIN_COMP Register (1Fh) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE GAIN_COMP[7:0] GAIN_COMP[7:0] 0 — Signed compensation value for mixer I/Q gain error. Used for image rejection calibration. –128: approx. –1.16 dB adjustment between I and Q gain –1: approx. –0.004 dB adjustment between I and Q gain 0: approx. +0.004 dB adjustment between I and Q gain 127: approx. +1.16 dB adjustment between I and Q gain Table 5-50. POWERDOWN Register (20h) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE POWERDOWN[7] PA_PD 0 H Sets PA in power down when PD_MODE[1:0]=2 POWERDOWN[6] VCO_PD 0 H Sets VCO in power down when PD_MODE[1:0]=2 POWERDOWN[5] BUFF_PD 0 H Sets VCO divider, LO buffers and prescaler in power-down when PD_MODE[1:0]=2 POWERDOWN[4] CHP_PD 0 H Sets charge pump in power down when PD_MODE[1:0]=2 POWERDOWN[3] LNAMIX_PD 0 H Sets LNA/mixer in power down when PD_MODE[1:0]=2 POWERDOWN[2] VGA_PD 0 H Sets VGA in power down when PD_MODE[1:0]=2 POWERDOWN[1] FILTER_PD 0 H Sets image filter in power down when PD_MODE[1:0]=2 POWERDOWN[0] ADC_PD 0 H Sets ADC in power down when PD_MODE[1:0]=2 Table 5-51. TEST1 Register (21h, for Test Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE TEST1[7:4] CAL_DAC_OPEN[3:0] 4 — Calibration DAC override value, active when BREAK_LOOP=1 TEST1[3:0] CHP_CO[3:0] 13 — Charge pump current override value 74 Detailed Description Copyright © 2006–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: CC1021 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
