 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CC1021-RTR1 Datasheet(PDF) 76 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1021-RTR1 Datasheet(HTML) 76 Page - Texas Instruments |
|
|
76 / 91 page  Not Recommended for New Designs NRND CC1021 SWRS045D – JANUARY 2006 – REVISED JANUARY 2015 www.ti.com Table 5-55. TEST5 Register (25h, for Test Only) (continued) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE TEST5[1:0] ADC_ROTATE[1:0] 0 — Control ADC input rotation 0: Rotate in 00 01 10 11 sequence 1: Rotate in 00 10 11 01 sequence 2: Always use 00 position 3: Rotate in 00 10 00 10 sequence Table 5-56. TEST6 Register (26h, for Test Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE TEST6[7:4] — 0 — Reserved, write 0 TEST6[3] VGA_OVERRIDE 0 — Override VGA settings TEST6[2] AC1O 0 — Override value to first AC coupler in VGA 0: Approx. 0 dB gain 1: Approx. –12 dB gain TEST6[1:0] AC2O[1:0] 0 — Override value to second AC coupler in VGA 0: Approx. 0 dB gain 1: Approx. –3 dB gain 2: Approx. –12 dB gain 3: Approx. –15 dB gain Table 5-57. TEST7 Register (27h, for Test Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE TEST7[7:6] — 0 — Reserved, write 0 TEST7[5:4] VGA1O[1:0] 0 — Override value to VGA stage 1 TEST7[3:2] VGA2O[1:0] 0 — Override value to VGA stage 2 TEST7[1:0] VGA3O[1:0] 0 — Override value to VGA stage 3 Table 5-58. STATUS Register (40h, Read Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE STATUS[7] CAL_COMPLETE — H Set to 0 when PLL calibration starts, and set to 1 when calibration has finished STATUS[6] SEQ_ERROR — H Set to 1 when PLL failed to lock during automatic power-up sequencing STATUS[5] LOCK_INSTANT — H Instantaneous PLL lock indicator STATUS[4] LOCK_CONTINUOUS — H PLL lock indicator, as defined by LOCK_ACCURACY. Set to 1 when PLL is in lock STATUS[3] CARRIER_SENSE — H Carrier sense when RSSI is above CS_LEVEL STATUS[2] LOCK — H Logical level on LOCK pin STATUS[1] DCLK — H Logical level on DCLK pin STATUS[0] DIO — H Logical level on DIO pin 76 Detailed Description Copyright © 2006–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: CC1021 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
